diff options
author | 2020-10-04 15:20:45 -0400 | |
---|---|---|
committer | 2020-10-26 13:29:21 -0400 | |
commit | a47cc3ab051f963ebca820dc48e887e9a7101244 (patch) | |
tree | 91532e3d3d0e7b34fc0fa38ef05e6d6dafa1cd6d /drivers/gpu/drm/amd/display/dc/inc/hw/link_encoder.h | |
parent | drm/amd/display: Set WM set A to 0 if full pstate not supported (diff) | |
download | linux-dev-a47cc3ab051f963ebca820dc48e887e9a7101244.tar.xz linux-dev-a47cc3ab051f963ebca820dc48e887e9a7101244.zip |
drm/amd/display: Raise DPG height during timing synchronization
[Why]
Underflow counter increases in AGM when performing some mode switches due
to timing sync, which is a known hardware issue.
[How]
Temporarily raise DPG height during timing sync so that underflow is not
reported.
Signed-off-by: Taimur Hassan <syed.hassan@amd.com>
Acked-by: Aurabindo Pillai <aurabindo.pillai@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/inc/hw/link_encoder.h')
0 files changed, 0 insertions, 0 deletions