aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
diff options
context:
space:
mode:
authorVille Syrjälä <ville.syrjala@linux.intel.com>2022-03-01 19:31:20 +0200
committerVille Syrjälä <ville.syrjala@linux.intel.com>2022-03-04 18:24:19 +0200
commit2dfac87c7c4ae55cf49d656b77a06d85414f0344 (patch)
treee61e2868b16655a8d13b5e98964ad59fb9973e52 /drivers/gpu/drm/i915/display/intel_dpll_mgr.c
parentdrm/i915: Move a bunch of stuff into rodata from the stack (diff)
downloadlinux-dev-2dfac87c7c4ae55cf49d656b77a06d85414f0344.tar.xz
linux-dev-2dfac87c7c4ae55cf49d656b77a06d85414f0344.zip
drm/i915: Clean up some struct/array initializers
Use the simple '= {}' form to initialize empty arrays/structs. Also add some missing whitespace. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20220301173128.6988-4-ville.syrjala@linux.intel.com Reviewed-by: Jani Nikula <jani.nikula@intel.com>
Diffstat (limited to 'drivers/gpu/drm/i915/display/intel_dpll_mgr.c')
-rw-r--r--drivers/gpu/drm/i915/display/intel_dpll_mgr.c18
1 files changed, 9 insertions, 9 deletions
diff --git a/drivers/gpu/drm/i915/display/intel_dpll_mgr.c b/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
index 6250a42517a6..566b0066d6fd 100644
--- a/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
+++ b/drivers/gpu/drm/i915/display/intel_dpll_mgr.c
@@ -835,7 +835,7 @@ hsw_ddi_calculate_wrpll(int clock /* in Hz */,
{
u64 freq2k;
unsigned p, n2, r2;
- struct hsw_wrpll_rnp best = { 0, 0, 0 };
+ struct hsw_wrpll_rnp best = {};
unsigned budget;
freq2k = clock / 100;
@@ -1570,8 +1570,8 @@ skip_remaining_dividers:
static bool skl_ddi_hdmi_pll_dividers(struct intel_crtc_state *crtc_state)
{
struct drm_i915_private *i915 = to_i915(crtc_state->uapi.crtc->dev);
+ struct skl_wrpll_params wrpll_params = {};
u32 ctrl1, cfgcr1, cfgcr2;
- struct skl_wrpll_params wrpll_params = { 0, };
/*
* See comment in intel_dpll_hw_state to understand why we always use 0
@@ -2098,13 +2098,13 @@ struct bxt_clk_div {
/* pre-calculated values for DP linkrates */
static const struct bxt_clk_div bxt_dp_clk_val[] = {
- {162000, 4, 2, 32, 1677722, 1, 1},
- {270000, 4, 1, 27, 0, 0, 1},
- {540000, 2, 1, 27, 0, 0, 1},
- {216000, 3, 2, 32, 1677722, 1, 1},
- {243000, 4, 1, 24, 1258291, 1, 1},
- {324000, 4, 1, 32, 1677722, 1, 1},
- {432000, 3, 1, 32, 1677722, 1, 1}
+ { 162000, 4, 2, 32, 1677722, 1, 1 },
+ { 270000, 4, 1, 27, 0, 0, 1 },
+ { 540000, 2, 1, 27, 0, 0, 1 },
+ { 216000, 3, 2, 32, 1677722, 1, 1 },
+ { 243000, 4, 1, 24, 1258291, 1, 1 },
+ { 324000, 4, 1, 32, 1677722, 1, 1 },
+ { 432000, 3, 1, 32, 1677722, 1, 1 }
};
static bool