diff options
| author |   Ping Gao <ping.a.gao@intel.com> | 2016-10-27 14:37:41 +0800 |
|---|---|---|
| committer |   Zhenyu Wang <zhenyuw@linux.intel.com> | 2016-11-07 14:16:59 +0800 |
| commit | f24940e00062f47f1e45fb20c405c2ed6bc006a3 (patch) | |
| tree | 870c8e20770d28ce62ebd3e7225be77fb53ee873 /drivers/gpu/drm/i915/gvt/handlers.c | |
| parent | drm/i915/gvt: add write vreg in MMIO DMA_CTRL handler (diff) | |
| download | linux-dev-f24940e00062f47f1e45fb20c405c2ed6bc006a3.tar.xz linux-dev-f24940e00062f47f1e45fb20c405c2ed6bc006a3.zip | |
drm/i915/gvt: correct the emulation in TLB control handler
Need a explicit write_vreg in TLB MMIO write handler, beside that
TLB vreg should update correspondingly following HW status to do
correct emulation.
Signed-off-by: Ping Gao <ping.a.gao@intel.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Diffstat (limited to 'drivers/gpu/drm/i915/gvt/handlers.c')
| -rw-r--r-- | drivers/gpu/drm/i915/gvt/handlers.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/gvt/handlers.c b/drivers/gpu/drm/i915/gvt/handlers.c index 0b62f4621a85..2d97fb78343e 100644 --- a/drivers/gpu/drm/i915/gvt/handlers.c +++ b/drivers/gpu/drm/i915/gvt/handlers.c @@ -1370,6 +1370,8 @@ static int gvt_reg_tlb_control_handler(struct intel_vgpu *vgpu, int rc = 0; unsigned int id = 0; + write_vreg(vgpu, offset, p_data, bytes); + switch (offset) { case 0x4260: id = RCS; |