diff options
| author |   Zhao Yakui <yakui.zhao@intel.com> | 2019-02-20 12:07:44 +0800 |
|---|---|---|
| committer |   Zhenyu Wang <zhenyuw@linux.intel.com> | 2019-02-20 17:05:15 +0800 |
| commit | f74a6d9a2c427b6656bc93eacfa6d329ba54d611 (patch) | |
| tree | 455ec8dc1aaa48ac0b053d3854dd7a26f0e57d29 /drivers/gpu/drm/i915/gvt/reg.h | |
| parent | drm/i915/gvt: Use consist max display pipe numbers as i915 definition (diff) | |
| download | linux-dev-f74a6d9a2c427b6656bc93eacfa6d329ba54d611.tar.xz linux-dev-f74a6d9a2c427b6656bc93eacfa6d329ba54d611.zip | |
drm/i915/gvt: Refine the snapshort range of I915 MCHBAR to optimize gvt-g boot time
Currently it will take the snapshot of the MCHBAR registers for gvt-g
initialization so that it can be used for guest vgpu. And it will cover
from 0x140000 to 0x17ffff. In fact based on the HW spec most of them are
meanlingless and some time is wasted to read these register.
Only the range of 0x144000 to 0x147fff contains the valid definition.
So the range of capturing I915 MCHBAR register is refined, which helps
to optimize the gvt-g boot time.
V1->V2: Move the register definition into reg.h
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
Acked-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
Diffstat (limited to 'drivers/gpu/drm/i915/gvt/reg.h')
| -rw-r--r-- | drivers/gpu/drm/i915/gvt/reg.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/gpu/drm/i915/gvt/reg.h b/drivers/gpu/drm/i915/gvt/reg.h index 428d252344f1..56cff20eba44 100644 --- a/drivers/gpu/drm/i915/gvt/reg.h +++ b/drivers/gpu/drm/i915/gvt/reg.h @@ -95,4 +95,7 @@ #define RING_GFX_MODE(base) _MMIO((base) + 0x29c) #define VF_GUARDBAND _MMIO(0x83a4) +/* define the effective range of MCHBAR register on Sandybridge+ */ +#define MCHBAR_MIRROR_REG_BASE _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x4000) + #endif |