diff options
author | Huazhong Tan <tanhuazhong@huawei.com> | 2019-11-20 10:07:15 +0800 |
---|---|---|
committer | David S. Miller <davem@davemloft.net> | 2019-11-19 19:09:53 -0800 |
commit | 74e78d6bae1904e87469da5ed87e9f6bd1131f46 (patch) | |
tree | 50e1734e559156acfe117654fcb13947313d0536 /drivers/net/phy | |
parent | net: fec: fix clock count mis-match (diff) | |
download | linux-dev-74e78d6bae1904e87469da5ed87e9f6bd1131f46.tar.xz linux-dev-74e78d6bae1904e87469da5ed87e9f6bd1131f46.zip |
net: hns3: fix a wrong reset interrupt status mask
According to hardware user manual, bits5~7 in register
HCLGE_MISC_VECTOR_INT_STS means reset interrupts status,
but HCLGE_RESET_INT_M is defined as bits0~2 now. So it
will make hclge_reset_err_handle() read the wrong reset
interrupt status.
This patch fixes this wrong bit mask.
Fixes: 2336f19d7892 ("net: hns3: check reset interrupt status when reset fails")
Signed-off-by: Huazhong Tan <tanhuazhong@huawei.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/phy')
0 files changed, 0 insertions, 0 deletions