aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/tty/serial/8250/8250_bcm2835aux.c
diff options
context:
space:
mode:
authorPhil Elwell <phil@raspberrypi.org>2017-05-19 16:07:23 +0100
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>2017-05-24 15:15:56 +0200
commitd087e7a991f1f61ee2c07db1be7c5cc2aa373f5d (patch)
tree7d5fc11fbb19286d3294af2bb3e5214a2a6cdeec /drivers/tty/serial/8250/8250_bcm2835aux.c
parentserial: sh-sci: Update warning message in sci_request_dma_chan() (diff)
downloadlinux-dev-d087e7a991f1f61ee2c07db1be7c5cc2aa373f5d.tar.xz
linux-dev-d087e7a991f1f61ee2c07db1be7c5cc2aa373f5d.zip
serial: 8250: Add CAP_MINI, set for bcm2835aux
The AUX/mini-UART in the BCM2835 family of procesors is a cut-down 8250 clone. In particular it is lacking support for the following features: CSTOPB PARENB PARODD CMSPAR CS5 CS6 Add a new capability (UART_CAP_MINI) that exposes the restrictions to the user of the termios API by turning off the unsupported features in the request. N.B. It is almost possible to automatically discover the missing features by reading back the LCR register, but the CSIZE bits don't cooperate (contrary to the documentation, both bits are significant, but CS5 and CS6 are mapped to CS7) and the code is much longer. See: https://github.com/raspberrypi/linux/issues/1561 Signed-off-by: Phil Elwell <phil@raspberrypi.org> Acked-by: Eric Anholt <eric@anholt.net> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'drivers/tty/serial/8250/8250_bcm2835aux.c')
-rw-r--r--drivers/tty/serial/8250/8250_bcm2835aux.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/tty/serial/8250/8250_bcm2835aux.c b/drivers/tty/serial/8250/8250_bcm2835aux.c
index e10f1244409b..a23c7da42ea8 100644
--- a/drivers/tty/serial/8250/8250_bcm2835aux.c
+++ b/drivers/tty/serial/8250/8250_bcm2835aux.c
@@ -39,7 +39,7 @@ static int bcm2835aux_serial_probe(struct platform_device *pdev)
/* initialize data */
spin_lock_init(&data->uart.port.lock);
- data->uart.capabilities = UART_CAP_FIFO;
+ data->uart.capabilities = UART_CAP_FIFO | UART_CAP_MINI;
data->uart.port.dev = &pdev->dev;
data->uart.port.regshift = 2;
data->uart.port.type = PORT_16550;