diff options
author | Arnd Bergmann <arnd@arndb.de> | 2020-12-08 23:38:36 +0100 |
---|---|---|
committer | Arnd Bergmann <arnd@arndb.de> | 2020-12-08 23:38:36 +0100 |
commit | 5161540797589eacad9b309416b1d15729306c00 (patch) | |
tree | 88d16df3fae4fb97ed65ac54c33efb8dca548c06 /include/dt-bindings | |
parent | Merge tag 'arm-soc/for-5.11/devicetree-arm64' of https://github.com/Broadcom/stblinux into arm/dt (diff) | |
parent | dts64: mt7622: disable spi1 and uart2 because pins are used by pwm (diff) | |
download | linux-dev-5161540797589eacad9b309416b1d15729306c00.tar.xz linux-dev-5161540797589eacad9b309416b1d15729306c00.zip |
Merge tag 'v5.10-next-dts64' of git://git.kernel.org/pub/scm/linux/kernel/git/matthias.bgg/linux into arm/dt
mt8173:
- add new power domain controller node
mt8183:
- add new power domain controller
- add display, iommu and dsi nodes
mt8192:
- add basic support, pinctrl, uart, spi, i2c and timer
mt8516:
- add auxadc, efuse and usb nodes
mt8167:
- add basic support for the SoC
- add support for the pumkin board
mt6779:
- add initial support, interrupt controller, clocks, uart
mt7622:
- PWM node for all available PWM channels
* tag 'v5.10-next-dts64' of git://git.kernel.org/pub/scm/linux/kernel/git/matthias.bgg/linux: (25 commits)
dts64: mt7622: disable spi1 and uart2 because pins are used by pwm
dts64: mt7622: enable all pwm for bananapi r64
arm64: dts: mt8183: Add display nodes for MT8183
arm64: dts: mt8183: Add iommu and larb nodes
arm64: dts: mt8183: Add dsi node
arm64: dts: mt8183: Add pwm and backlight node
arm64: dts: mediatek: Add mt8183 power domains controller
arm64: dts: mediatek: Add smi_common node for MT8183
arm64: dts: mediatek: Add mt8173 power domain controller
dt-bindings: power: Add MT8192 power domains
dt-bindings: power: Add MT8183 power domains
dt-bindings: power: Add bindings for the Mediatek SCPSYS power domains controller
arm64: dts: Add Mediatek SoC MT8192 and evaluation board dts and Makefile
arm64: dts: mediatek: add MT8167 pumpkin board dts
arm64: dts: mediatek: add dtsi for MT8167
dt-bindings: arm64: dts: mediatek: Add mt8167-pumpkin board
arm64: dts: mediatek: mt8516: add efuse node
arm64: dts: mediatek: align GPIO hog names with dtschema
arm64: dts: mediatek: mt8516: add usb1 node
arm64: dts: mediatek: mt8516: rename usb phy
...
Link: https://lore.kernel.org/r/72fe1c4f-f27c-c455-dfd9-66bde90bb295@gmail.com
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'include/dt-bindings')
-rw-r--r-- | include/dt-bindings/power/mt8183-power.h | 26 | ||||
-rw-r--r-- | include/dt-bindings/power/mt8192-power.h | 32 |
2 files changed, 58 insertions, 0 deletions
diff --git a/include/dt-bindings/power/mt8183-power.h b/include/dt-bindings/power/mt8183-power.h new file mode 100644 index 000000000000..d1ab387ba8c7 --- /dev/null +++ b/include/dt-bindings/power/mt8183-power.h @@ -0,0 +1,26 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * Copyright (c) 2020 MediaTek Inc. + * Author: Weiyi Lu <weiyi.lu@mediatek.com> + */ + +#ifndef _DT_BINDINGS_POWER_MT8183_POWER_H +#define _DT_BINDINGS_POWER_MT8183_POWER_H + +#define MT8183_POWER_DOMAIN_AUDIO 0 +#define MT8183_POWER_DOMAIN_CONN 1 +#define MT8183_POWER_DOMAIN_MFG_ASYNC 2 +#define MT8183_POWER_DOMAIN_MFG 3 +#define MT8183_POWER_DOMAIN_MFG_CORE0 4 +#define MT8183_POWER_DOMAIN_MFG_CORE1 5 +#define MT8183_POWER_DOMAIN_MFG_2D 6 +#define MT8183_POWER_DOMAIN_DISP 7 +#define MT8183_POWER_DOMAIN_CAM 8 +#define MT8183_POWER_DOMAIN_ISP 9 +#define MT8183_POWER_DOMAIN_VDEC 10 +#define MT8183_POWER_DOMAIN_VENC 11 +#define MT8183_POWER_DOMAIN_VPU_TOP 12 +#define MT8183_POWER_DOMAIN_VPU_CORE0 13 +#define MT8183_POWER_DOMAIN_VPU_CORE1 14 + +#endif /* _DT_BINDINGS_POWER_MT8183_POWER_H */ diff --git a/include/dt-bindings/power/mt8192-power.h b/include/dt-bindings/power/mt8192-power.h new file mode 100644 index 000000000000..4eaa53d7270a --- /dev/null +++ b/include/dt-bindings/power/mt8192-power.h @@ -0,0 +1,32 @@ +/* SPDX-License-Identifier: GPL-2.0 + * + * Copyright (c) 2020 MediaTek Inc. + * Author: Weiyi Lu <weiyi.lu@mediatek.com> + */ + +#ifndef _DT_BINDINGS_POWER_MT8192_POWER_H +#define _DT_BINDINGS_POWER_MT8192_POWER_H + +#define MT8192_POWER_DOMAIN_AUDIO 0 +#define MT8192_POWER_DOMAIN_CONN 1 +#define MT8192_POWER_DOMAIN_MFG0 2 +#define MT8192_POWER_DOMAIN_MFG1 3 +#define MT8192_POWER_DOMAIN_MFG2 4 +#define MT8192_POWER_DOMAIN_MFG3 5 +#define MT8192_POWER_DOMAIN_MFG4 6 +#define MT8192_POWER_DOMAIN_MFG5 7 +#define MT8192_POWER_DOMAIN_MFG6 8 +#define MT8192_POWER_DOMAIN_DISP 9 +#define MT8192_POWER_DOMAIN_IPE 10 +#define MT8192_POWER_DOMAIN_ISP 11 +#define MT8192_POWER_DOMAIN_ISP2 12 +#define MT8192_POWER_DOMAIN_MDP 13 +#define MT8192_POWER_DOMAIN_VENC 14 +#define MT8192_POWER_DOMAIN_VDEC 15 +#define MT8192_POWER_DOMAIN_VDEC2 16 +#define MT8192_POWER_DOMAIN_CAM 17 +#define MT8192_POWER_DOMAIN_CAM_RAWA 18 +#define MT8192_POWER_DOMAIN_CAM_RAWB 19 +#define MT8192_POWER_DOMAIN_CAM_RAWC 20 + +#endif /* _DT_BINDINGS_POWER_MT8192_POWER_H */ |