diff options
| author |   Catalin Marinas <catalin.marinas@arm.com> | 2020-07-31 18:09:50 +0100 |
|---|---|---|
| committer | Catalin Marinas <catalin.marinas@arm.com> | 2020-07-31 18:09:50 +0100 |
| commit | 18aa3bd58b1428d1927fe11f85ad444423d4fc59 (patch) | |
| tree | 40171776fd498d9ae9378c9559fcada83c92ee17 /kernel/time | |
| parent | Merge branches 'for-next/misc', 'for-next/vmcoreinfo', 'for-next/cpufeature', 'for-next/acpi', 'for-next/perf', 'for-next/timens', 'for-next/msi-iommu' and 'for-next/trivial' into for-next/core (diff) | |
| parent | arm64: tlb: Use the TLBI RANGE feature in arm64 (diff) | |
| download | linux-dev-18aa3bd58b1428d1927fe11f85ad444423d4fc59.tar.xz linux-dev-18aa3bd58b1428d1927fe11f85ad444423d4fc59.zip | |
Merge branch 'for-next/tlbi' into for-next/core
* for-next/tlbi:
: Support for TTL (translation table level) hint in the TLB operations
arm64: tlb: Use the TLBI RANGE feature in arm64
arm64: enable tlbi range instructions
arm64: tlb: Detect the ARMv8.4 TLBI RANGE feature
arm64: tlb: don't set the ttl value in flush_tlb_page_nosync
arm64: Shift the __tlbi_level() indentation left
arm64: tlb: Set the TTL field in flush_*_tlb_range
arm64: tlb: Set the TTL field in flush_tlb_range
tlb: mmu_gather: add tlb_flush_*_range APIs
arm64: Add tlbi_user_level TLB invalidation helper
arm64: Add level-hinted TLB invalidation helper
arm64: Document SW reserved PTE/PMD bits in Stage-2 descriptors
arm64: Detect the ARMv8.4 TTL feature
Diffstat (limited to 'kernel/time')
0 files changed, 0 insertions, 0 deletions