diff options
| author |   Markos Chandras <markos.chandras@imgtec.com> | 2015-03-03 18:48:48 +0000 |
|---|---|---|
| committer |   Ralf Baechle <ralf@linux-mips.org> | 2015-04-10 15:41:46 +0200 |
| commit | 518222161d4a2d3f3b2700098563b62383f83878 (patch) | |
| tree | 61f8ec2c4a6b7f1e5a455106c4b1067bc744fd54 /tools/perf/scripts/python/call-graph-from-postgresql.py | |
| parent | MIPS: r4kcache: Use correct base register for MIPS R6 cache flushes (diff) | |
| download | linux-dev-518222161d4a2d3f3b2700098563b62383f83878.tar.xz linux-dev-518222161d4a2d3f3b2700098563b62383f83878.zip | |
MIPS: asm: spinlock: Fix addiu instruction for R10000_LLSC_WAR case
Commit 5753762cbd1c("MIPS: asm: spinlock: Replace "sub" instruction
with "addiu") replaced the "sub" instruction with addiu but it did
not update the immediate value in the R10000_LLSC_WAR case.
Signed-off-by: Markos Chandras <markos.chandras@imgtec.com>
Fixes: 5753762cbd1c("MIPS: asm: spinlock: Replace "sub" instruction with "addiu"")
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/9385/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-postgresql.py')
0 files changed, 0 insertions, 0 deletions