diff options
author | 2016-09-06 23:36:20 +0800 | |
---|---|---|
committer | 2016-09-14 12:54:18 -0400 | |
commit | d82debecf29b4d89e2d17a52dc32c745ba97c999 (patch) | |
tree | 718c651a519a14a0bea0d2318a8ed126aa209c66 /tools/perf/scripts/python/call-graph-from-postgresql.py | |
parent | scsi: hisi_sas: set dma mask before allocate DMA memory (diff) | |
download | linux-dev-d82debecf29b4d89e2d17a52dc32c745ba97c999.tar.xz linux-dev-d82debecf29b4d89e2d17a52dc32c745ba97c999.zip |
scsi: hisi_sas: fix HBA SAS addr endianness for v2 hw
The endianness for the SAS address in the TX_ID_DWORD registers is set
incorrectly. We see errors like this in the boot log:
[ 7.583284] sas: target proto 0x0 at 50000d1108e7923f:0x1f not handled
This is due to the host SAS addr not matching the PHY SAS addr in the
expander host-attached phy discovery responses.
To fix, we byte swap the SAS addr from BE to LE (which is the endianness
of the SAS controller).
Signed-off-by: John Garry <john.garry@huawei.com>
Signed-off-by: Xiang Chen <chenxiang66@hisilicon.com>
Reviewed-by: Hannes Reinecke <hare@suse.com>
Signed-off-by: Martin K. Petersen <martin.petersen@oracle.com>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-postgresql.py')
0 files changed, 0 insertions, 0 deletions