diff options
| author |   Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com> | 2022-07-05 16:26:46 +0530 |
|---|---|---|
| committer |   Bjorn Helgaas <bhelgaas@google.com> | 2022-07-22 14:21:06 -0500 |
| commit | 51f1ffc00d95e3e6bb53af456d2716d2a07f2d99 (patch) | |
| tree | bab7678b00707b7f49e8a0fba057bd72e3078a44 /tools/perf/scripts/python/call-graph-from-sql.py | |
| parent | dt-bindings: PCI: xilinx-cpm: Add Versal CPM5 Root Port (diff) | |
| download | linux-dev-51f1ffc00d95e3e6bb53af456d2716d2a07f2d99.tar.xz linux-dev-51f1ffc00d95e3e6bb53af456d2716d2a07f2d99.zip | |
PCI: xilinx-cpm: Add support for Versal CPM5 Root Port
The Xilinx Versal Premium series has CPM5 block which supports Root Port
functioning at Gen5 speed.
Xilinx Versal CPM5 has a few changes from the existing CPM block:
- CPM5 has dedicated register space for control and status registers.
- CPM5 legacy interrupt handling needs additional register bit to enable
and handle legacy interrupts.
Add support for the new CPM5 features.
[bhelgaas: compare variant->version with CPM5 explicitly]
Link: https://lore.kernel.org/r/20220705105646.16980-3-bharat.kumar.gogada@xilinx.com
Signed-off-by: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-sql.py')
0 files changed, 0 insertions, 0 deletions