diff options
| author |   Conor Dooley <conor.dooley@microchip.com> | 2022-07-29 12:11:17 +0100 |
|---|---|---|
| committer |   Palmer Dabbelt <palmer@rivosinc.com> | 2022-10-13 11:28:01 -0700 |
| commit | c45fc916c2b2cc2a0587659c18d6ceef9b7299be (patch) | |
| tree | 6ce2de9e6724e0f3a8fbdca8db2855889e479b59 /tools/perf/scripts/python/call-graph-from-sql.py | |
| parent | RISC-V: Re-enable counter access from userspace (diff) | |
| download | linux-dev-c45fc916c2b2cc2a0587659c18d6ceef9b7299be.tar.xz linux-dev-c45fc916c2b2cc2a0587659c18d6ceef9b7299be.zip | |
riscv: enable software resend of irqs
The PLIC specification does not describe the interrupt pendings bits as
read-write, only that they "can be read". To allow for retriggering of
interrupts (and the use of the irq debugfs interface) enable
HARDIRQS_SW_RESEND for RISC-V.
Link: https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc#interrupt-pending-bits
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Acked-by: Marc Zyngier <maz@kernel.org>
Acked-by: Palmer Dabbelt <palmer@rivosinc.com>
Tested-by: Palmer Dabbelt <palmer@rivosinc.com> # on QEMU
Reviewed-by: Björn Töpel <bjorn@kernel.org>
Link: https://lore.kernel.org/r/20220729111116.259146-1-conor.dooley@microchip.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>
Diffstat (limited to 'tools/perf/scripts/python/call-graph-from-sql.py')
0 files changed, 0 insertions, 0 deletions