diff options
| author |   Thierry Reding <thierry.reding@gmail.com> | 2013-11-18 16:11:35 +0100 |
|---|---|---|
| committer |   Peter De Schrijver <pdeschrijver@nvidia.com> | 2013-11-26 18:44:00 +0200 |
| commit | 00c674e42c278e7af7b39b6c72dbbaa5e7ebd96c (patch) | |
| tree | 72308d5561ffefccd18e45524a6f27817e2271d1 /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | ARM: tegra30: add missing CLK IDs (diff) | |
| download | linux-dev-00c674e42c278e7af7b39b6c72dbbaa5e7ebd96c.tar.xz linux-dev-00c674e42c278e7af7b39b6c72dbbaa5e7ebd96c.zip | |
clk: tegra: Fix clock rate computation
The PLL output frequency is multiplied during the P-divider computation,
so it needs to be divided by the P-divider again before returning.
This fixes an issue where clk_round_rate() would return the multiplied
frequency instead of the real one after the P-divider.
Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions