diff options
author | 2022-07-14 21:43:53 +0800 | |
---|---|---|
committer | 2022-07-18 14:16:40 +0300 | |
commit | 2de949abd6a539fac4b2c89a560e4ae505b6fb52 (patch) | |
tree | 750729a7df65e78b5b811272790fb8616aca9643 /tools/perf/scripts/python/export-to-postgresql.py | |
parent | RDMA/hns: Refactor the abnormal interrupt handler function (diff) | |
download | linux-dev-2de949abd6a539fac4b2c89a560e4ae505b6fb52.tar.xz linux-dev-2de949abd6a539fac4b2c89a560e4ae505b6fb52.zip |
RDMA/hns: Recover 1bit-ECC error of RAM on chip
Since ECC memory maintains a memory system immune to single-bit errors,
add support for correcting the 1bit-ECC error, which prevents a 1bit-ECC
error become an uncorrected type error. When a 1bit-ECC error happens in
the internal ram of the ROCE engine, such as the QPC table, as a 1bit-ECC
error caused by reading, the ROCE engine only corrects those 1bit ECC
errors by writing.
Link: https://lore.kernel.org/r/20220714134353.16700-6-liangwenpeng@huawei.com
Signed-off-by: Haoyue Xu <xuhaoyue1@hisilicon.com>
Signed-off-by: Wenpeng Liang <liangwenpeng@huawei.com>
Signed-off-by: Leon Romanovsky <leon@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions