diff options
| author |   Kishon Vijay Abraham I <kishon@ti.com> | 2019-05-29 14:48:07 +0530 |
|---|---|---|
| committer |   Tero Kristo <t-kristo@ti.com> | 2019-06-17 17:58:43 +0300 |
| commit | 4b4ffc6e1f66811aba8347d64a3a55834c7ae5a5 (patch) | |
| tree | d15deb687972c20202f25a49c6c9e169bdf644bc /tools/perf/scripts/python/export-to-postgresql.py | |
| parent | arm64: dts: ti: k3-am65: Add MSMC RAM ranges in interconnect node (diff) | |
| download | linux-dev-4b4ffc6e1f66811aba8347d64a3a55834c7ae5a5.tar.xz linux-dev-4b4ffc6e1f66811aba8347d64a3a55834c7ae5a5.zip | |
arm64: dts: k3-am6: Add "socionext,synquacer-pre-its" property to gic_its
GIC_ITS used in AM654 platform has the same configuration as that of
GIC_ITS used in Socionext SoCs. Add "socionext,synquacer-pre-its"
property to get PCI MSI working.
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Signed-off-by: Tero Kristo <t-kristo@ti.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions