diff options
author | 2018-04-17 04:01:27 +0800 | |
---|---|---|
committer | 2018-04-18 11:28:29 +0100 | |
commit | 49530e6411789c1b9ea3ebc58e520c19d1c3752f (patch) | |
tree | e9a684422ec5ae49ad5a6fe20e71a11bf68c0888 /tools/perf/scripts/python/export-to-sqlite.py | |
parent | spi: sh-msiof: Fix bit field overflow writes to TSCR/RSCR (diff) | |
download | linux-dev-49530e6411789c1b9ea3ebc58e520c19d1c3752f.tar.xz linux-dev-49530e6411789c1b9ea3ebc58e520c19d1c3752f.zip |
spi: cadence: Add usleep_range() for cdns_spi_fill_tx_fifo()
In case of xspi work in busy condition, may send bytes failed.
once something wrong, spi controller did't work any more
My test found this situation appear in both of read/write process.
so when TX FIFO is full, add one byte delay before send data;
Signed-off-by: sxauwsk <sxauwsk@163.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions