diff options
| author |   Catalin Marinas <catalin.marinas@arm.com> | 2010-08-31 13:05:22 +0100 |
|---|---|---|
| committer |   Santosh Shilimkar <santosh.shilimkar@ti.com> | 2010-10-26 11:39:54 +0530 |
| commit | 9a6655e49fd98f3748bb80da20705448aad9ee57 (patch) | |
| tree | db5aba3a886712f54f4816137c4cea08b954f5c6 /tools/perf/scripts/python/sched-migration.py | |
| parent | Linux 2.6.36-rc6 (diff) | |
| download | linux-dev-9a6655e49fd98f3748bb80da20705448aad9ee57.tar.xz linux-dev-9a6655e49fd98f3748bb80da20705448aad9ee57.zip | |
ARM: Improve the L2 cache performance when PL310 is used
With this L2 cache controller, the cache maintenance by PA and sync
operations are atomic and do not require a "wait" loop. This patch
conditionally defines the cache_wait() function.
Since L2x0 cache controllers do not work with ARMv7 CPUs, the patch
automatically enables CACHE_PL310 when only CPU_V7 is defined.
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'tools/perf/scripts/python/sched-migration.py')
0 files changed, 0 insertions, 0 deletions