diff options
| author |   Chris Wilson <chris@chris-wilson.co.uk> | 2019-12-06 10:55:23 +0000 |
|---|---|---|
| committer | Chris Wilson <chris@chris-wilson.co.uk> | 2019-12-06 11:39:12 +0000 |
| commit | 1a74934b0effbd979c520e1122b680624a1a6372 (patch) | |
| tree | fc190292e6a2568ca18b188eafcc7ed2446f402e /tools/perf/scripts/python | |
| parent | drm/i915/gt: Acquire a GT wakeref for the breadcrumb interrupt (diff) | |
drm/i915/gem: Flush the pwrite through the chipset before signaling
Before we signal the fence to indicate completion, ensure the pwrite
through the indirect GGTT is coherent (as best as we know) in memory.
Any listeners to the fence may start immediately and sample from the
backing store prior to the writes being posted, thus seeing stale data.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reviewed-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20191206105527.1130413-1-chris@chris-wilson.co.uk
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions