diff options
| author | 2022-05-01 09:34:48 +0100 | |
|---|---|---|
| committer | 2022-05-05 12:10:21 +0200 | |
| commit | 14d8857d8266bce49dc4ee0d71e6cd79335d7c8c (patch) | |
| tree | 273ac1de876b92a54caf39cd8fe5327e13d7787f /virt/git:/ssh:/git@git.zx2c4.com | |
| parent | clk: renesas: r9a07g043: Add clock and reset entries for SPI Multi I/O Bus Controller (diff) | |
| download | linux-dev-14d8857d8266bce49dc4ee0d71e6cd79335d7c8c.tar.xz linux-dev-14d8857d8266bce49dc4ee0d71e6cd79335d7c8c.zip | |
clk: renesas: r9a07g043: Add RSPI clock and reset entries
Add RSPI{0,1,2} clock and reset entries to CPG driver.
Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Link: https://lore.kernel.org/r/20220501083450.26541-3-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Diffstat (limited to 'virt/git:/ssh:/git@git.zx2c4.com')
0 files changed, 0 insertions, 0 deletions
