aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arc/mm/tlbex.S (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-08-26ARC: mm: support 4 levels of page tablesVineet Gupta1-0/+9
2021-08-26ARC: mm: support 3 levels of page tablesVineet Gupta1-0/+9
2021-08-25ARC: mm: hack to allow 2 level build with 4 level codeVineet Gupta1-0/+8
2021-08-24ARC: mm: remove tlb paranoid codeVineet Gupta1-50/+0
2021-08-24ARC: mm: use SCRATCH_DATA0 register for caching pgdir in ARCv2 onlyVineet Gupta1-1/+1
2021-08-24ARC: retire MMUv1 and MMUv2 supportVineet Gupta1-9/+1
2020-10-05ARC: [plat-eznps]: Drop support for EZChip NPS platformVineet Gupta1-7/+0
2020-06-09mm: reorder includes after introduction of linux/pgtable.hMike Rapoport1-1/+1
2020-06-09mm: introduce include/linux/pgtable.hMike Rapoport1-1/+1
2019-10-28ARC: mm: tlb flush optim: Make TLBWriteNI fallback to TLBWrite if not availableVineet Gupta1-4/+0
2019-10-28ARC: mm: TLB Miss optim: avoid re-reading ECRVineet Gupta1-2/+0
2019-10-28ARCv2: mm: TLB Miss optim: Use double world load/stores LDD/STDVineet Gupta1-0/+10
2019-10-28ARCv2: mm: TLB Miss optim: SMP builds can cache pgd pointer in mmu scratch regVineet Gupta1-1/+1
2019-07-01ARCv2: entry: push out the Z flag unclobber from common EXCEPTION_PROLOGUEVineet Gupta1-0/+11
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner1-4/+1
2017-08-28ARC: [plat-eznps] Fix TLB ErrataNoam Camus1-0/+9
2016-10-28ARC: mm: retire ARC_DBG_TLB_MISS_COUNT...Vineet Gupta1-21/+0
2015-11-14ARC: use ASL assembler mnemonicVineet Gupta1-3/+3
2015-10-29ARC: mm: PAE40 supportVineet Gupta1-1/+10
2015-10-28ARC: mm: PAE40: tlbex.S: Explicitify the size of pte_tVineet Gupta1-9/+12
2015-10-17ARCv2: mm: THP supportVineet Gupta1-4/+15
2015-10-09ARC: mm: pte flags comsetic cleanups, commentsVineet Gupta1-1/+1
2015-06-25ARCv2: [vdk] dts files and defconfig for HS38 VDKRuud Derwig1-0/+2
2015-06-22ARCv2: MMUv4: TLB programming Model changesVineet Gupta1-0/+24
2015-06-22ARCv2: Support for ARCv2 ISA and HS38x coresVineet Gupta1-2/+0
2015-06-19ARC: entry.S: confine EXCEPTION_* macros to one fileVineet Gupta1-15/+1
2014-07-23ARC: update some commentsVineet Gupta1-2/+2
2014-03-26ARC: switch to generic ENTRY/END assembler annotationsVineet Gupta1-6/+4
2013-11-06ARC: Change calling convention of do_page_fault()Vineet Gupta1-2/+2
2013-08-30ARC: [ASID] Track ASID allocation cycles/generationsVineet Gupta1-1/+4
2013-08-30ARC: [ASID] Refactor the TLB paranoid debug codeVineet Gupta1-9/+7
2013-08-30ARC: MMUv4 preps/2 - Reshuffle PTE bitsVineet Gupta1-3/+0
2013-08-29ARC: MMUv4 preps/1 - Fold PTE K/U access flagsVineet Gupta1-21/+23
2013-08-29ARC: Code cosmetics (Nothing semantical)Vineet Gupta1-68/+63
2013-08-26ARC: Exception Handlers Code consolidationVineet Gupta1-7/+1
2013-06-27ARC: [tlb-miss] Fix bug with CONFIG_ARC_DBG_TLB_MISS_COUNTVineet Gupta1-5/+5
2013-06-27ARC: [tlb-miss] Extraneous PTE bit testing/settingVineet Gupta1-5/+5
2013-06-26ARC: Remove explicit passing around of ECRVineet Gupta1-1/+0
2013-06-22ARC: [mm] Remove @write argument to do_page_fault()Vineet Gupta1-12/+2
2013-06-22ARC: Disintegrate arcregs.hVineet Gupta1-1/+1
2013-05-23ARC: copy_(to|from)_user() to honor usermode-access permissionsVineet Gupta1-3/+3
2013-02-15ARC: Support for single cycle Close Coupled Mem (CCM)Vineet Gupta1-3/+2
2013-02-15ARC: SMP supportVineet Gupta1-0/+38
2013-02-15ARC: Diagnostics: show_regs() etcVineet Gupta1-0/+20
2013-02-15ARC: MMU Exception HandlingVineet Gupta1-0/+351
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.