aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arc/mm (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-07-06ARC: Don't memzero twice in dma_alloc_coherent for __GFP_ZEROVineet Gupta1-2/+2
2015-07-06ARCv2: guard SLC DMA ops with spinlockAlexey Brodkin1-2/+10
2015-07-01Merge tag 'arc-4.2-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/vgupta/arcLinus Torvalds5-248/+434
2015-06-25ARCv2: [vdk] dts files and defconfig for HS38 VDKRuud Derwig1-0/+2
2015-06-25ARCv2: SLC: Handle explcit flush for DMA ops (w/o IO-coherency)Vineet Gupta2-2/+74
2015-06-22ARCv2: MMUv4: support aliasing icache configVineet Gupta1-1/+13
2015-06-22ARCv2: MMUv4: cache programming model changesVineet Gupta1-15/+97
2015-06-22ARCv2: MMUv4: TLB programming Model changesVineet Gupta2-3/+75
2015-06-22ARCv2: Support for ARCv2 ISA and HS38x coresVineet Gupta1-2/+0
2015-06-19ARC: entry.S: confine EXCEPTION_* macros to one fileVineet Gupta1-15/+1
2015-06-19ARC: untangle cache flush loopVineet Gupta1-25/+55
2015-06-19ARC: cacheflush: No need to retain DC_CTRL from __before_dc_op()Vineet Gupta1-20/+19
2015-06-19ARC: cacheflush: move some code around, delete old commentsVineet Gupta1-165/+102
2015-06-19ARC: mm/cache_arc700.c -> mm/cache.cVineet Gupta2-1/+1
2015-06-19ARC: compress cpuinfo_arc_mmu (mainly save page size in KB)Vineet Gupta1-4/+4
2015-06-19ARC: remove the unused platform helpers from dma mapping APIVineet Gupta1-8/+4
2015-05-19mm/fault, arch: Use pagefault_disable() to check for disabled pagefaults in the handlerDavid Hildenbrand1-1/+1
2015-05-19ARC: fold ___flush_dcache_page into __flush_dcache_pageVineet Gupta1-6/+6
2015-05-11ARC: inline cache flush toggle helpersVineet Gupta1-2/+2
2015-04-13ARC: mem init spring cleaning - No functional changesVineet Gupta1-4/+5
2015-02-27ARC: perf: Enable generic software eventsVineet Gupta1-2/+10
2015-01-30arc: mm: Fix build failureGuenter Roeck1-1/+1
2015-01-29vm: add VM_FAULT_SIGSEGV handling supportLinus Torvalds1-0/+2
2014-10-13ARC: boot: cpu feature print enhancementsVineet Gupta1-5/+3
2014-10-13ARC: refactoring: reduce the scope of some local varsVineet Gupta1-9/+5
2014-09-03ARC: [mm] Fix compilation breakageNoam Camus1-1/+1
2014-08-29flush_icache_range: export symbol to fix build errorsPranith Kumar1-0/+1
2014-08-07mm, arc: remove obsolete pagefault oom killer commentDavid Rientjes1-1/+0
2014-07-23ARC: help gcc elide icache helper for !SMPVineet Gupta1-11/+28
2014-07-23ARC: move common ops for line/full cache into helpersVineet Gupta1-36/+32
2014-07-23ARC: cache boot reporting updatesVineet Gupta1-25/+36
2014-07-23ARC: update some commentsVineet Gupta1-2/+2
2014-06-26ARC: [SMP] Enable icache coherencyVineet Gupta1-6/+19
2014-06-03ARC: Disable caches in early boot if so configuredVineet Gupta1-81/+25
2014-05-05ARC: fix mmuv2 warningVineet Gupta1-0/+4
2014-04-05ARC: [SMP] General FixesVineet Gupta1-2/+1
2014-03-26ARC: switch to generic ENTRY/END assembler annotationsVineet Gupta1-6/+4
2014-03-26ARC: support external initrdNoam Camus1-0/+27
2014-03-07ARC: Use correct PTAG register for icache flushVineet Gupta1-2/+2
2013-11-12Merge tag 'devicetree-for-3.13' of git://git.kernel.org/pub/scm/linux/kernel/git/robh/linuxLinus Torvalds1-7/+0
2013-11-06ARC: [SMP] TLB flushVineet Gupta1-0/+73
2013-11-06ARC: [SMP] ASID allocationVineet Gupta1-6/+8
2013-11-06ARC: Fix bogus gcc warning and micro-optimise TLB iteration loopVineet Gupta1-2/+2
2013-11-06ARC: Change calling convention of do_page_fault()Vineet Gupta2-3/+3
2013-11-06ARC: cacheflush optim - PTAG can be loop invariant if V-P is constVineet Gupta1-3/+11
2013-11-06ARC: cacheflush refactor #3: Unify the {d,i}cache flush leaf helpersVineet Gupta1-84/+55
2013-11-06ARC: cacheflush refactor #2: I and D caches lines to have same sizeVineet Gupta1-15/+15
2013-11-06ARC: cacheflush refactor #1: push aux reg ascertaining into leaf routineVineet Gupta1-10/+6
2013-11-02ARC: Incorrect mm reference used in vmalloc fault handlerVineet Gupta1-3/+3
2013-10-09of: remove early_init_dt_setup_initrd_archRob Herring1-7/+0
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.