aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/tegra124-apalis.dtsi (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-12-15ARM: tegra: Add usb-role-switch property to USB OTG portsStefan Eichenberger1-0/+1
2021-12-14ARM: tegra: Rename thermal zone nodesThierry Reding1-3/+3
2021-12-14ARM: tegra: Drop reg-shift for Tegra HS UARTThierry Reding1-0/+3
2021-12-14ARM: tegra: Rename GPU node on Tegra124Thierry Reding1-1/+1
2021-12-14ARM: tegra: Rename GPIO hog nodes to match schemaThierry Reding1-2/+2
2021-08-13ARM: tegra: apalis: Correct interrupt trigger type of temperature sensorDmitry Osipenko1-1/+1
2020-06-25ARM: tegra: Use standard name for Ethernet devicesThierry Reding1-1/+1
2020-06-25ARM: tegra: Add missing #sound-dai-cells property to codecsThierry Reding1-0/+1
2020-06-25ARM: tegra: Rename sdhci nodes to mmcThierry Reding1-1/+1
2020-03-13ARM: tegra: Update sound node clocks in device treeSowjanya Komatineni1-1/+7
2019-04-17ARM: tegra: apalis: Move PLL power supplies to XUSB pad controllerThierry Reding1-0/+5
2019-04-17ARM: tegra: Convert to SPDX license tags for Tegra124 ApalisIgor Opaniuk1-38/+2
2018-09-26ARM: tegra: apalis-tk1: shorten temperature-sensor nodeMarcel Ziswiler1-1/+1
2018-09-26ARM: tegra: apalis-tk1: get rid of fake clocks simple busMarcel Ziswiler1-11/+4
2018-09-26ARM: tegra: apalis-tk1: replace underscores in node names with dashesMarcel Ziswiler1-145/+145
2018-09-26ARM: tegra: apalis-tk1: drop module level model and compatibleMarcel Ziswiler1-3/+0
2018-09-26ARM: tegra: apalis-tk1: reorder cpu dfll clock propertiesMarcel Ziswiler1-1/+1
2018-09-26ARM: tegra: apalis-tk1: enable emmc ddr52 modeMarcel Ziswiler1-0/+1
2018-09-26ARM: tegra: apalis-tk1: add proper emmc vmmc and vqmmc suppliesMarcel Ziswiler1-0/+2
2018-09-26ARM: tegra: apalis-tk1: white-space clean-upMarcel Ziswiler1-3/+0
2018-09-26ARM: tegra: apalis-tk1: drop unused pinmux labelMarcel Ziswiler1-1/+1
2018-09-26ARM: tegra: apalis-tk1: add missing regulatorsMarcel Ziswiler1-1/+13
2018-09-26ARM: tegra: apalis-tk1: regulator clean-upMarcel Ziswiler1-50/+50
2018-09-26ARM: tegra: apalis-tk1: reorder padctl propertiesMarcel Ziswiler1-11/+11
2018-09-26ARM: tegra: apalis-tk1: reorder host1x/hdmi propertiesMarcel Ziswiler1-2/+2
2018-09-26ARM: tegra: apalis-tk1: add local-mac-address propertyMarcel Ziswiler1-0/+5
2018-07-09ARM: tegra: Fix unit_address_vs_reg DTC warnings for /memoryKrzysztof Kozlowski1-1/+1
2018-05-03ARM: tegra: apalis-tk1: Fix high speed UART compatibleMarcel Ziswiler1-3/+3
2018-03-08ARM: tegra: apalis-tk1: Copyright period, spurious newlinesMarcel Ziswiler1-10/+1
2018-03-08ARM: tegra: apalis-tk1: Hog group for ethernet, PCIe, reset GPIOsMarcel Ziswiler1-0/+18
2018-03-08ARM: tegra: apalis-tk1: Add missing as3722 gpio0 configurationMarcel Ziswiler1-3/+3
2018-03-08ARM: tegra: apalis-tk1: Activate PWM pin muxing for pwm3Marcel Ziswiler1-4/+4
2018-03-08ARM: tegra: apalis-tk1: Set critical tripsMarcel Ziswiler1-24/+3
2018-03-08ARM: tegra: Fix I2C bus frequencies on Apalis/ColibriMarcel Ziswiler1-1/+1
2017-06-13ARM: dts: tegra: fix PCI bus dtc warningsRob Herring1-1/+1
2017-01-25ARM: tegra: apalis-tk1: Update compatibility commentMarcel Ziswiler1-1/+1
2017-01-25ARM: tegra: apalis-tk1: Adjust pin muxing for v1.1 HWMarcel Ziswiler1-30/+23
2017-01-25ARM: tegra: apalis-tk1: Optional DisplayPort hot-plug detectMarcel Ziswiler1-1/+1
2017-01-25ARM: tegra: apalis-tk1: Pull-up temperature alertMarcel Ziswiler1-2/+2
2016-11-08ARM: tegra: apalis-tk1: Drop leading 0 from unit-addressThierry Reding1-1/+1
2016-07-11ARM: tegra: Initial support for Apalis TK1Marcel Ziswiler1-0/+2100
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.