aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/tegra20.dtsi (follow)
AgeCommit message (Expand)AuthorFilesLines
2014-02-18ARM: tegra: Add head numbers to display controllersThierry Reding1-0/+4
2013-12-16ARM: tegra: convert dts files of Tegra20 platforms to use pinctrl definesLaxman Dewangan1-0/+1
2013-12-16ARM: tegra: add missing unit addresses to DTStephen Warren1-27/+27
2013-12-11ARM: tegra: remove legacy DMA entries from DTStephen Warren1-13/+0
2013-12-11ARM: tegra: remove legacy clock entries from DTStephen Warren1-2/+1
2013-12-11ARM: tegra: update DT files to add DMA propertiesStephen Warren1-0/+35
2013-12-11ARM: tegra: update DT files to add reset propertiesStephen Warren1-0/+81
2013-12-11ARM: tegra: add missing clock documentation to DT bindingsStephen Warren1-2/+2
2013-09-06Merge tag 'dt-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-socLinus Torvalds1-0/+55
2013-08-12ARM: dts: tegra: Increase prefetchable PCI memory spaceJay Agarwal1-2/+2
2013-08-12ARM: tegra: Add Tegra20 PCIe support to DTThierry Reding1-0/+55
2013-07-29arm: dts: tegra20: Rename USB UTMI parameters according to new definitionsMikko Perttunen1-14/+14
2013-05-28ARM: tegra20: convert device tree files to use CLK definesHiroshi Doyu1-54/+62
2013-05-28ARM: tegra: convert device tree files to use IRQ definesStephen Warren1-68/+70
2013-05-28ARM: tegra: convert device tree files to use GPIO definesStephen Warren1-0/+2
2013-05-28ARM: tegra: use #include for all device treesStephen Warren1-1/+1
2013-05-17ARM: tegra: update device trees for USB binding reworkVenu Byravarasu1-12/+37
2013-04-09Merge tag 'tegra-for-3.10-dt' of git://git.kernel.org/pub/scm/linux/kernel/git/swarren/linux-tegra into next/dt2Arnd Bergmann1-26/+27
2013-04-09Merge branch 'tegra/clk' into next/dt2Arnd Bergmann1-0/+4
2013-04-04clk: tegra: Fix cdev1 and cdev2 IDsPrashant Gaikwad1-1/+1
2013-04-04ARM: tegra: fix the status of PWM DT nodesAndrew Chew1-0/+1
2013-04-04ARM: tegra: fix sort order of USB PHY nodesStephen Warren1-25/+25
2013-04-04ARM: tegra: device tree whitespace cleanupStephen Warren1-1/+1
2013-04-04Merge branch 'for-3.10/soc' into for-3.10/clkStephen Warren1-0/+4
2013-04-03ARM: tegra: add clock source of PMC to device treesJoseph Lo1-0/+2
2013-03-22ARM: tegra: fix register address of slink controllerLaxman Dewangan1-1/+1
2013-03-11clocksource: tegra: move to of_clk_getPeter De Schrijver1-0/+2
2013-03-04ARM: Tegra: Add clock entry for smp_twd clockPrashant Gaikwad1-0/+1
2013-02-13ARM: tegra: remove clock-frequency properties from serial nodesStephen Warren1-5/+0
2013-01-29ARM: dt: tegra20: Rename "gart" to "iommu"Hiroshi Doyu1-1/+1
2013-01-28ARM: tegra: move serial clock-frequency attr into the Tegra20 dtsiLucas Stach1-0/+5
2013-01-28ARM: tegra: add DT entry for KBC controllerLaxman Dewangan1-0/+8
2013-01-28ARM: tegra: swap cache-/interrupt-ctrlr nodes in DTStephen Warren1-9/+9
2013-01-28ASoC: tegra: add ac97 host controller to device treeLucas Stach1-0/+9
2013-01-28ARM: tegra: dts: add aliases and DMA requestor for serial controllerLaxman Dewangan1-5/+25
2013-01-28Merge branch 'for-3.9/scu-base-rework' into for-3.9/soc-t114Stephen Warren1-0/+17
2013-01-28ARM: tegra: add clocks properties to USB PHY nodesStephen Warren1-0/+6
2013-01-28ARM: tegra: add DT nodes for Tegra USB PHYVenu Byravarasu1-0/+22
2013-01-28ARM: tegra: Add new DT property to USB node.Venu Byravarasu1-0/+1
2013-01-28ARM: tegra: add clock properties to Tegra20 DTPrashant Gaikwad1-0/+44
2013-01-28ARM: tegra: define Tegra20 CAR bindingStephen Warren1-0/+6
2013-01-28ARM: tegra: Add CPU nodes to Tegra20 device treeHiroshi Doyu1-0/+17
2012-11-16ARM: tegra: add TWD to device treeStephen Warren1-0/+6
2012-11-16ARM: tegra: define DT bindings for and instantiate RTCStephen Warren1-0/+6
2012-11-16ARM: tegra: define DT bindings for and instantiate timerStephen Warren1-0/+9
2012-11-15ARM: tegra: Add Tegra20 host1x supportThierry Reding1-0/+87
2012-11-15ARM: tegra: dts: add sflash controller dt entryLaxman Dewangan1-0/+10
2012-11-15ARM: tegra: dts: add slink controller dt entryLaxman Dewangan1-0/+40
2012-11-05ARM: tegra: dt: add L2 cache controllerJoseph Lo1-0/+9
2012-10-07ARM: tegra: fix invalid unit-address in tegra*.dtsiStephen Warren1-2/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.