aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-davinci (follow)
AgeCommit message (Expand)AuthorFilesLines
2009-07-25ARM: includecheck fix: board-sffsdr.cJaswinder Singh Rajput1-1/+0
2009-07-25ARM: includecheck fix: board-dm646x-evm.cJaswinder Singh Rajput1-1/+0
2009-07-25ARM: includecheck fix: board-dm644x-evm.cJaswinder Singh Rajput1-1/+0
2009-07-25ARM: includecheck fix: board-dm355-leopard.cJaswinder Singh Rajput1-1/+0
2009-07-25ARM: includecheck fix: board-dm355-evm.cJaswinder Singh Rajput1-1/+0
2009-06-22Merge git://git.infradead.org/mtd-2.6Linus Torvalds1-2/+6
2009-06-08Merge branch 'next-mtd' of git://aeryn.fluff.org.uk/bjdooks/linuxDavid Woodhouse1-0/+25
2009-06-05mtd: nand: davinci_nand, 4-bit ECC for smallpageDavid Brownell1-2/+6
2009-05-31[ARM] Kconfig: remove 'default n'Russell King1-4/+0
2009-05-29[ARM] 5529/1: davinci: MMC platform support: DMA_32BIT_MASK --> DMA_BIT_MASK(32)Kevin Hilman1-4/+4
2009-05-28davinci: add SRAM allocatorDavid Brownell3-1/+102
2009-05-28davinci: soc-specific SRAM setupDavid Brownell4-0/+33
2009-05-28davinci: remove remnants of IRAM allocatorDavid Brownell2-5/+0
2009-05-28davinci: cleanup: move dm355 UART2 define to dm355.cKevin Hilman2-2/+2
2009-05-28davinci: Move PINMUX defines to SoC filesMark A. Greer5-11/+15
2009-05-28davinci: Add compare register support to timer codeMark A. Greer2-38/+105
2009-05-28davinci: Integrate cp_intc support into low-level irq codeMark A. Greer5-2/+32
2009-05-28davinci: Factor out emac mac address handlingMark A. Greer5-65/+20
2009-05-28davinci: Remove unused i2c eeprom_read/write routinesMark A. Greer2-36/+0
2009-05-28davinci: Move emac platform_data to SoC-specific filesMark A. Greer9-67/+46
2009-05-28davinci: Move serial platform_device into SoC-specific filesMark A. Greer6-65/+135
2009-05-28davinci: Make GPIO code more genericMark A. Greer6-31/+37
2009-05-26davinci: Add watchdog base address flexibilityMark A. Greer7-5/+12
2009-05-26davinci: Add base address and timer flexibilityMark A. Greer7-55/+181
2009-05-26davinci: Move interrupt ctlr info to SoC infrastructureMark A. Greer8-214/+229
2009-05-26davinci: Move pinmux setup info to SoC infrastructureMark A. Greer6-26/+25
2009-05-26davinci: Add support for multiple PSCsMark A. Greer8-14/+57
2009-05-26davinci: Add clock init call to common init routineMark A. Greer5-3/+13
2009-05-26davinci: Support JTAG ID register at any addressMark A. Greer8-128/+97
2009-05-26davinci: Encapsulate SoC-specific data in a structureMark A. Greer13-47/+127
2009-05-26davinci: EMAC platform supportKevin Hilman8-27/+161
2009-05-26davinci: MMC platform supportKevin Hilman5-0/+271
2009-05-26davinci: DM646x: add base SoC and board supportKevin Hilman5-0/+714
2009-05-26davinci: DM355: add base SoC and board supportKevin Hilman7-1/+1123
2009-05-26davinci: DM644x: add support for SFFSDR boardHugo Villeneuve3-0/+188
2009-05-26davinci: add platform support for watchdog timerKevin Hilman3-5/+42
2009-05-26davinci: INTC: add support for TI cp_intcSergei Shtylyov4-0/+222
2009-05-26davinci: support different UART bases for zImage uncompressMark A. Greer1-2/+17
2009-05-26davinci: interrupts: get_irqnr_and_base: save an instructionTroy Kisky1-2/+1
2009-05-26davinci: use 32-bit accesses for low-level debug macrosChaithrika U S1-2/+29
2009-05-26davinci: fixups for banked GPIO interrupt handlingKevin Hilman1-1/+3
2009-05-26davinci: gpio irq enable tweaksDavid Brownell1-6/+14
2009-05-15Merge branch 'fix/asoc' into for-linusTakashi Iwai1-0/+25
2009-05-15ASoC: DaVinci EVM board support buildfixesDavid Brownell1-0/+25
2009-05-07[ARM] 5506/1: davinci: DMA_32BIT_MASK --> DMA_BIT_MASK(32)Kevin Hilman1-2/+2
2009-04-27davinci: DM644x: NAND: update partitioningDavid Brownell1-6/+36
2009-04-27davinci: update DM644x support in preparation for more SoCsKevin Hilman7-39/+791
2009-04-27davinci: DM644x: rename board fileKevin Hilman1-0/+0
2009-04-27davinci: update pin-multiplexing supportKevin Hilman6-66/+339
2009-04-27davinci: serial: generalize for more SoCsKevin Hilman2-20/+96
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.