aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/proc-feroceon.S (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-06-09mm: reorder includes after introduction of linux/pgtable.hMike Rapoport1-1/+1
2020-06-09mm: introduce include/linux/pgtable.hMike Rapoport1-1/+1
2019-11-15ARM: 8933/1: replace Sun/Solaris style flag on section directiveNick Desaulniers1-1/+1
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 156Thomas Gleixner1-14/+1
2015-05-03ARM: 8350/1: proc-feroceon: Fix feroceon_proc_info macroAndrew Lunn1-1/+0
2015-03-28ARM: 8314/1: replace PROCINFO embedded branch with relative offsetArd Biesheuvel1-2/+3
2014-07-18ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+Russell King1-22/+22
2013-08-20ARM: 7818/1: feroceon: Add suspend/resume operationEzequiel Garcia1-0/+26
2013-07-14arm: delete __cpuinit/__CPUINIT usage from all ARM usersPaul Gortmaker1-2/+0
2012-09-28ARM: 7542/1: mm: fix cache LoUIS API for xscale and feroceonLorenzo Pieralisi1-0/+1
2012-09-25ARM: mm: implement LoUIS API for cache maintenance opsLorenzo Pieralisi1-0/+3
2012-05-02ARM: 7408/1: cacheflush: return error to userspace when flushing syscall failsWill Deacon1-0/+1
2011-12-06ARM: proc-*.S: place cpu_reset functions into .idmap.text sectionWill Deacon1-0/+3
2011-07-07ARM: mm: proc-feroceon: Use the new processor struct macrosDave Martin1-153/+49
2011-02-22ARM: pm: add generic CPU suspend/resume supportRussell King1-0/+3
2010-10-28ARM: 6466/1: implement flush_icache_all for the rest of the CPUsMika Westerberg1-0/+13
2010-10-08ARM: hotplug cpu: Keep processor information, startup code & __lookup_processor_typeRussell King1-1/+1
2010-07-27ARM: Factor out common code from cpu_proc_fin()Russell King1-6/+1
2010-02-15ARM: dma-mapping: remove dmac_clean_range and dmac_inv_rangeRussell King1-8/+4
2010-02-15ARM: dma-mapping: provide per-cpu type map/unmap functionsRussell King1-0/+42
2009-12-14ARM: add size argument to __cpuc_flush_dcache_pageRussell King1-7/+8
2009-10-02ARM: 5727/1: Pass IFSR register to do_PrefetchAbort()Kirill A. Shutemov1-1/+1
2008-10-09Merge branch 'for-rmk' of git://git.marvell.com/orionRussell King1-4/+8
2008-10-01[ARM] Don't include asm/elf.h in asm codeRussell King1-1/+1
2008-10-01[ARM] Convert set_pte_ext implementions to macrosRussell King1-18/+1
2008-09-25[ARM] Kirkwood: add support for L2 cache WB/WT selectionRonen Shitrit1-4/+8
2008-07-07[ARM] Feroceon: don't disable BPU on bootSaeed Bishara1-4/+5
2008-06-22[ARM] Feroceon: 88fr571-vd supportLennert Buytenhek1-0/+30
2008-06-22[ARM] Feroceon: 88fr131 supportLennert Buytenhek1-0/+30
2008-06-22[ARM] Feroceon: L2 cache supportLennert Buytenhek1-0/+20
2008-06-22[ARM] Feroceon: L1 cache range operation supportStanislav Samsonov1-1/+68
2008-06-22[ARM] Feroceon: allow more old Feroceon IDsKe Wei1-2/+2
2008-06-22[ARM] Feroceon: speed up flushing of the entire cacheNicolas Pitre1-11/+48
2008-06-22[ARM] Feroceon: annotate 88fr531-vd CPU entriesLennert Buytenhek1-4/+9
2008-06-22[ARM] Orion: fix various whitespace and coding style issuesLennert Buytenhek1-4/+4
2008-04-28[ARM] Feroceon: Feroceon-specific WA-cache compatible {copy,clear}_user_page()Lennert Buytenhek1-2/+2
2008-04-28[ARM] Feroceon: fix function alignment in proc-feroceon.SNicolas Pitre1-3/+10
2008-04-28[ARM] feroceon: remove CONFIG_CPU_CACHE_ROUND_ROBIN checkLennert Buytenhek1-3/+0
2008-04-28[ARM] feroceon: remove CONFIG_CPU_DCACHE_WRITETHROUGH checkLennert Buytenhek1-40/+0
2008-04-24[ARM] fix 48d7927bdf071d05cf5d15b816cf06b0937cb84fCatalin Marinas1-1/+1
2008-04-18Add a prefetch abort handlerPaul Brook1-0/+1
2008-01-26[ARM] Feroceon: support old cores with ARM926 IDTzachi Perelstein1-0/+27
2008-01-26[ARM] Marvell Feroceon CPU core supportAssaf Hoffman1-0/+479
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.