aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/plat-omap/include
AgeCommit message (Expand)AuthorFilesLines
2010-02-24OMAP: DSS2: move wait_vsync()Tomi Valkeinen1-1/+1
2010-02-24OMAP: DSS2: move get/set_rotate()Tomi Valkeinen1-3/+0
2010-02-24OMAP: DSS2: move set/get_mirror()Tomi Valkeinen1-3/+0
2010-02-24OMAP: DSS2: move memory_read()Tomi Valkeinen1-4/+0
2010-02-24OMAP: DSS2: move run_test()Tomi Valkeinen1-1/+0
2010-02-23omap4: Use irq line defines from irq-44xx.hSantosh Shilimkar1-89/+3
2010-02-23omap4: Use dma line defines from dma-44xx.hSantosh Shilimkar1-83/+3
2010-02-23omap4: Add auto-generated irq and dma headersSantosh Shilimkar2-0/+291
2010-02-23omap3/4: Remove overlapping mapping of L4_WKUP io spaceSantosh Shilimkar1-9/+0
2010-02-23omap4: Fix omap_type() for omap4Santosh Shilimkar1-0/+3
2010-02-23omap2/3/4: ioremap omap_globals moduleSantosh Shilimkar1-7/+11
2010-02-23McBSP: OMAP3: Add sidetone featureEero Nurkkala1-0/+60
2010-02-23omap: musb: Add USB support to 4430 SDP board fileMaulik Mankad1-0/+1
2010-02-19omap: musb: Pass board specific data from board fileMaulik Mankad1-1/+10
2010-02-18OMAP: DSS2: remove sub-panel systemTomi Valkeinen1-3/+0
2010-02-15ARM: 5917/1: OMAP4: Add L2 Cache supportSantosh Shilimkar1-0/+1
2010-02-15ARM: OMAP4: Add McPDM base addressJorge Eduardo Candelaria1-0/+2
2010-02-15OMAP4: IRQ: Add McPDM IRQ definitionJorge Eduardo Candelaria1-1/+1
2010-02-15AM35xx: Update irq.h for AM35xx IPSS module interruptsVaibhav Hiremath1-0/+10
2010-02-15AM35xx: Add AM35xx intr_clr & sw_rst cntrl reg bit definitionVaibhav Hiremath1-0/+17
2010-02-15omap_hsmmc: Allow for a shared VccQAdrian Hunter1-0/+3
2010-02-15omap_hsmmc: Allow for power saving without going offAdrian Hunter1-0/+3
2010-02-15omap: RX51: Remux to pull eMMC lines down when powering offAdrian Hunter1-0/+1
2010-02-15omap_hsmmc: Move gpio and regulator control from board fileAdrian Hunter1-10/+18
2010-02-15omap3: SDP: Introducing 'board-sdp-flash.c' for flash initVimal Singh1-0/+2
2010-02-15omap2/3/4: Introducing 'gpmc-nand.c' for GPMC specific NAND initVimal Singh1-1/+9
2010-02-15omap2/3/4: gpmc: avoid section definitions on headersFelipe Balbi1-1/+1
2010-02-15omap: McBSP: Introduce caching in register write operationsJanusz Krzysztofik1-1/+2
2010-02-15omap: convert boards to use physmap-flashLadislav Michl1-0/+16
2010-02-15omap: Move multi-omap ifdeffery into it's own header fileTony Lindgren2-69/+95
2010-02-15omap2/3/4: Replace orred CONFIG_ARCH_OMAP2/3/4 with CONFIG_ARCH_OMAP2PLUSTony Lindgren4-10/+5
2010-02-15omap3: Replace ARCH_OMAP34XX with ARCH_OMAP3Tony Lindgren4-12/+12
2010-02-15omap2: Convert ARCH_OMAP24XX to ARCH_OMAP2Tony Lindgren5-10/+10
2010-02-15omap2/3/4: Fix omap2_map_common_io for multi-omapTony Lindgren1-1/+32
2010-02-15Merge branch 'debug-ll' into omap-for-linusTony Lindgren4-104/+223
2010-02-15omap: Make uncompress code and DEBUG_LL code genericTony Lindgren2-51/+160
2010-02-15omap: Clean the serial port definesTony Lindgren4-61/+71
2010-02-15OMAP: DSS2: DSI: export dsi_vc_enable_hs()Tomi Valkeinen1-0/+2
2010-02-15OMAP: DSS2: DSI: add helpers for DCS read/writeTomi Valkeinen1-0/+3
2010-01-29OMAP clock: resolve all remaining sparse warningsPaul Walmsley1-1/+1
2010-01-26OMAP: hwmod: add API for slave idlemode settingKevin Hilman1-0/+2
2010-01-26OMAP: omap_device: optionally auto-adjust device activate/deactivate latenciesKevin Hilman1-0/+4
2010-01-26OMAP clockdomain/powerdomain: improve documentationPaul Walmsley2-70/+57
2010-01-26OMAP powerdomain: rearrange struct powerdomain to save some memoryPaul Walmsley1-3/+3
2010-01-26OMAP clockdomains: add usecounting for wakeup and sleep dependenciesPaul Walmsley1-0/+8
2010-01-26OMAP clockdomain/powerdomain: remove runtime register/unregisterPaul Walmsley2-4/+0
2010-01-26OMAP2/3 clkdm/pwrdm: move wkdep/sleepdep handling from pwrdm to clkdmPaul Walmsley3-42/+50
2010-01-26OMAP clock: make the fixed divisor clock code available for all OMAPsPaul Walmsley1-1/+2
2010-01-26OMAP3 clock: reorganize CK_* platform flagsPaul Walmsley1-9/+17
2010-01-26AM35xx: Add AM35xx specific control module registersRanjith Lohithakshan1-0/+17