aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/include/asm/sysreg.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-02-19arm64: KVM: Expose sanitised cache type register to guestArd Biesheuvel1-0/+1
2019-02-19KVM: arm/arm64: consolidate arch timer trap handlersAndre Przywara1-0/+4
2019-02-19KVM: arm64: Fix ICH_ELRSR_EL2 sysreg namingMarc Zyngier1-1/+1
2018-12-25Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linuxLinus Torvalds1-36/+73
2018-12-13arm64: sysreg: Use _BITUL() when defining register bitsWill Deacon1-40/+41
2018-12-13arm64: add pointer authentication register bitsMark Rutland1-0/+30
2018-12-06arm64: Add support for SB barrier and patch in over DSB; ISB sequencesWill Deacon1-0/+6
2018-11-23arm64: sysreg: fix sparse warningsSergey Matyukevich1-2/+2
2018-10-01arm64: Trap WFI executed in userspaceMarc Zyngier1-2/+2
2018-10-01arm64: remove unused asm/compiler.h header fileArd Biesheuvel1-1/+0
2018-09-17arm64: sysreg: Clean up instructions for modifying PSTATE fieldsSuzuki K Poulose1-10/+20
2018-09-14arm64: ssbd: Add support for PSTATE.SSBS rather than trapping to EL3Will Deacon1-0/+3
2018-09-14arm64: cpufeature: Detect SSBS and advertise to userspaceWill Deacon1-4/+12
2018-08-22Merge tag 'kvmarm-for-v4.19' of git://git.kernel.org/pub/scm/linux/kernel/git/kvmarm/kvmarm into HEADPaolo Bonzini1-0/+3
2018-08-12KVM: arm64: vgic-v3: Add support for ICC_SGI0R_EL1 and ICC_ASGI1R_EL1 accessesMarc Zyngier1-0/+2
2018-07-12arm64: kill config_sctlr_el1()Mark Rutland1-10/+0
2018-07-12arm64: move SCTLR_EL{1,2} assertions to <asm/sysreg.h>Mark Rutland1-10/+10
2018-07-09arm64: KVM: Add support for Stage-2 control of memory types and cacheabilityMarc Zyngier1-0/+1
2018-06-21arm64: Introduce sysreg_clear_set()Mark Rutland1-0/+11
2018-04-09Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+6
2018-03-19arm64: Expose Arm v8.4 featuresSuzuki K Poulose1-0/+3
2018-02-26arm64/kvm: Prohibit guest LOR accessesMark Rutland1-0/+6
2018-01-16KVM: arm64: Emulate RAS error registers and set HCR_EL2's TERR & TEADongjiu Geng1-0/+10
2018-01-16KVM: arm64: Save/Restore guest DISR_EL1James Morse1-0/+1
2018-01-16KVM: arm64: Set an impdef ESR for Virtual-SError using VSESR_EL2.James Morse1-0/+1
2018-01-16arm64: kernel: Prepare for a DISR userJames Morse1-0/+1
2018-01-16arm64: Unconditionally enable IESB on exception entry/return for firmware-firstJames Morse1-8/+9
2018-01-16arm64: cpufeature: Detect CPU RAS ExtentionsXie XiuQi1-0/+2
2018-01-16arm64: sysreg: Move to use definitions for all the SCTLR bitsJames Morse1-2/+63
2018-01-08arm64: Add skeleton to harden the branch predictor against aliasing attacksWill Deacon1-0/+1
2018-01-08arm64: Take into account ID_AA64PFR0_EL1.CSV3Will Deacon1-0/+1
2018-01-05arm64: v8.4: Support for new floating point multiplication instructionsDongjiu Geng1-0/+1
2017-12-22arm64: limit PA size to supported rangeKristina Martsenko1-0/+8
2017-11-03arm64/sve: System register and exception syndrome definitionsDave Martin1-0/+21
2017-11-03arm64: KVM: Hide unsupported AArch64 CPU features from guestsDave Martin1-0/+3
2017-10-24Merge branch 'for-next/perf' into aarch64/for-next/coreWill Deacon1-0/+93
2017-10-18arm64: sysreg: Move SPE registers and PSB into common header filesWill Deacon1-0/+93
2017-10-11arm64: Expose support for optional ARMv8-A featuresSuzuki K Poulose1-0/+4
2017-08-09arm64: Expose DC CVAP to userspaceRobin Murphy1-0/+1
2017-07-26arm64: sysreg: Fix unprotected macro argmuent in write_sysregDave Martin1-2/+2
2017-06-22arm64: Remove a redundancy in sysreg.hStefan Traby1-2/+2
2017-06-15arm64/kvm: vgic: use SYS_DESC()Mark Rutland1-0/+8
2017-06-15arm64/kvm: sysreg: fix typo'd SYS_ICC_IGRPEN*_EL1Mark Rutland1-2/+2
2017-06-15KVM: arm64: vgic-v3: Add ICV_RPR_EL1 handlerMarc Zyngier1-0/+1
2017-06-15KVM: arm64: vgic-v3: Add misc Group-0 handlersMarc Zyngier1-0/+4
2017-06-15KVM: arm64: vgic-v3: Add ICV_IGNREN0_EL1 handlerMarc Zyngier1-0/+1
2017-06-15KVM: arm64: vgic-v3: Add ICV_BPR0_EL1 handlerMarc Zyngier1-0/+1
2017-06-15KVM: arm64: vgic-v3: Add ICV_HPPIR1_EL1 handlerMarc Zyngier1-0/+1
2017-06-15KVM: arm64: vgic-v3: Add ICV_AP1Rn_EL1 handlerMarc Zyngier1-0/+1
2017-06-06arm64: KVM: Preserve RES1 bits in SCTLR_EL2Marc Zyngier1-0/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.