Age | Commit message (Expand) | Author | Files | Lines |
2020-10-29 | arm64: Add workaround for Arm Cortex-A77 erratum 1508412 | Rob Herring | 1 | -0/+9 |
2020-10-02 | Merge branch 'for-next/mte' into for-next/core | Will Deacon | 1 | -0/+61 |
2020-10-02 | Merge branches 'for-next/acpi', 'for-next/boot', 'for-next/bpf', 'for-next/cpuinfo', 'for-next/fpsimd', 'for-next/misc', 'for-next/mm', 'for-next/pci', 'for-next/perf', 'for-next/ptrauth', 'for-next/sdei', 'for-next/selftests', 'for-next/stacktrace', 'for-next/svm', 'for-next/topology', 'for-next... | Will Deacon | 1 | -8/+18 |
2020-09-28 | arm64: perf: Add support caps under sysfs | Shaokun Zhang | 1 | -0/+2 |
2020-09-14 | arm64: ptrauth: Introduce Armv8.3 pointer authentication enhancements | Amit Daniel Kachhap | 1 | -8/+16 |
2020-09-04 | arm64: mte: Allow user control of the generated random tags via prctl() | Catalin Marinas | 1 | -0/+7 |
2020-09-03 | arm64: mte: CPU feature detection and initial sysreg configuration | Vincenzo Frascino | 1 | -0/+1 |
2020-09-03 | arm64: mte: system register definitions | Vincenzo Frascino | 1 | -0/+53 |
2020-07-31 | Merge branch 'for-next/tlbi' into for-next/core | Catalin Marinas | 1 | -0/+3 |
2020-07-31 | Merge branches 'for-next/misc', 'for-next/vmcoreinfo', 'for-next/cpufeature', 'for-next/acpi', 'for-next/perf', 'for-next/timens', 'for-next/msi-iommu' and 'for-next/trivial' into for-next/core | Catalin Marinas | 1 | -0/+42 |
2020-07-22 | arm64: s/AMEVTYPE/AMEVTYPER | Vladimir Murzin | 1 | -2/+2 |
2020-07-15 | arm64: tlb: Detect the ARMv8.4 TLBI RANGE feature | Zhenyu Ye | 1 | -0/+3 |
2020-07-07 | arm64: Detect the ARMv8.4 TTL feature | Marc Zyngier | 1 | -0/+1 |
2020-07-03 | arm64/cpufeature: Replace all open bits shift encodings with macros | Anshuman Khandual | 1 | -0/+28 |
2020-07-03 | arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR2 register | Anshuman Khandual | 1 | -0/+7 |
2020-07-03 | arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR1 register | Anshuman Khandual | 1 | -0/+4 |
2020-07-03 | arm64/cpufeature: Add remaining feature bits in ID_AA64MMFR0 register | Anshuman Khandual | 1 | -0/+3 |
2020-05-28 | Merge branch 'for-next/bti' into for-next/core | Will Deacon | 1 | -0/+3 |
2020-05-28 | KVM: arm64: Check advertised Stage-2 page size capability | Marc Zyngier | 1 | -0/+3 |
2020-05-21 | arm64/cpufeature: Add remaining feature bits in ID_AA64PFR1 register | Anshuman Khandual | 1 | -0/+4 |
2020-05-21 | arm64/cpufeature: Add remaining feature bits in ID_AA64PFR0 register | Anshuman Khandual | 1 | -0/+2 |
2020-05-21 | arm64/cpufeature: Add remaining feature bits in ID_AA64ISAR0 register | Anshuman Khandual | 1 | -0/+1 |
2020-05-21 | arm64/cpufeature: Add remaining feature bits in ID_MMFR4 register | Anshuman Khandual | 1 | -0/+8 |
2020-05-21 | arm64/cpufeature: Add remaining feature bits in ID_PFR0 register | Anshuman Khandual | 1 | -0/+3 |
2020-05-21 | arm64/cpufeature: Introduce ID_MMFR5 CPU register | Anshuman Khandual | 1 | -0/+3 |
2020-05-21 | arm64/cpufeature: Introduce ID_DFR1 CPU register | Anshuman Khandual | 1 | -0/+3 |
2020-05-21 | arm64/cpufeature: Introduce ID_PFR2 CPU register | Anshuman Khandual | 1 | -0/+4 |
2020-05-21 | arm64/cpufeature: Add explicit ftr_id_isar0[] for ID_ISAR0 register | Anshuman Khandual | 1 | -0/+8 |
2020-05-05 | Merge branch 'for-next/bti-user' into for-next/bti | Will Deacon | 1 | -0/+4 |
2020-05-05 | arm64: cpufeature: Group indexed system register definitions by name | Will Deacon | 1 | -1/+5 |
2020-04-28 | arm64: drop duplicate definitions of ID_AA64MMFR0_TGRAN constants | Ard Biesheuvel | 1 | -11/+0 |
2020-04-28 | arm64: cpufeature: Add CPU capability for AArch32 EL1 support | Will Deacon | 1 | -0/+1 |
2020-04-28 | arm64: cpufeature: Spell out register fields for ID_ISAR4 and ID_PFR1 | Will Deacon | 1 | -0/+17 |
2020-04-15 | arm64: Delete the space separator in __emit_inst | Fangrui Song | 1 | -1/+3 |
2020-03-25 | Merge branches 'for-next/memory-hotremove', 'for-next/arm_sdei', 'for-next/amu', 'for-next/final-cap-helper', 'for-next/cpu_ops-cleanup', 'for-next/misc' and 'for-next/perf' into for-next/core | Catalin Marinas | 1 | -0/+48 |
2020-03-17 | arm64: perf: Add support for ARMv8.5-PMU 64-bit counters | Andrew Murray | 1 | -0/+4 |
2020-03-17 | KVM: arm64: limit PMU version to PMUv3 for ARMv8.1 | Andrew Murray | 1 | -0/+6 |
2020-03-16 | arm64: Basic Branch Target Identification support | Dave Martin | 1 | -0/+4 |
2020-03-06 | arm64: add support for the AMU extension v1 | Ionela Voinescu | 1 | -0/+38 |
2020-01-22 | Merge branch 'for-next/rng' into for-next/core | Will Deacon | 1 | -0/+4 |
2020-01-22 | Merge branches 'for-next/acpi', 'for-next/cpufeatures', 'for-next/csum', 'for-next/e0pd', 'for-next/entry', 'for-next/kbuild', 'for-next/kexec/cleanup', 'for-next/kexec/file-kdump', 'for-next/misc', 'for-next/nofpsimd', 'for-next/perf' and 'for-next/scs' into for-next/core | Will Deacon | 1 | -0/+34 |
2020-01-22 | arm64: Implement archrandom.h for ARMv8.5-RNG | Richard Henderson | 1 | -0/+4 |
2020-01-17 | arm64: Use macros instead of hard-coded constants for MAIR_EL1 | Catalin Marinas | 1 | -0/+12 |
2020-01-15 | arm64: Add initial support for E0PD | Mark Brown | 1 | -0/+1 |
2020-01-15 | arm64: Introduce ID_ISAR6 CPU register | Anshuman Khandual | 1 | -0/+9 |
2020-01-15 | arm64: cpufeature: Export matrix and other features to userspace | Steven Price | 1 | -0/+12 |
2019-10-16 | arm64: sysreg: fix incorrect definition of SYS_PAR_EL1_F | Yang Yingliang | 1 | -1/+1 |
2019-08-30 | Merge branches 'for-next/52-bit-kva', 'for-next/cpu-topology', 'for-next/error-injection', 'for-next/perf', 'for-next/psci-cpuidle', 'for-next/rng', 'for-next/smpboot', 'for-next/tbi' and 'for-next/tlbi' into for-next/core | Will Deacon | 1 | -0/+3 |
2019-08-27 | arm64: sysreg: Add some field definitions for PAR_EL1 | Will Deacon | 1 | -0/+3 |
2019-08-05 | arm64: sysreg: Remove unused and rotting SCTLR_ELx field definitions | Will Deacon | 1 | -29/+0 |