aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/include/asm/traps.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-04-29arm64: Treat ESR_ELx as a 64-bit registerAlexandru Elisei1-6/+6
2020-11-23arm64: expose FAR_EL1 tag bits in siginfoPeter Collingbourne1-3/+3
2020-09-14arm64: traps: Allow force_signal_inject to pass esr error codeAmit Daniel Kachhap1-1/+1
2019-10-28arm64: remove __exception annotationsJames Morse1-10/+0
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-12/+1
2018-09-27signal/arm64: Add and use arm64_force_sig_ptrace_errno_trapEric W. Biederman1-0/+1
2018-09-27signal/arm64: Remove arm64_force_sig_infoEric W. Biederman1-1/+0
2018-09-27signal/arm64: Add and use arm64_force_sig_mceerr as appropriateEric W. Biederman1-0/+1
2018-09-27signal/arm64: Add and use arm64_force_sig_fault where appropriateEric W. Biederman1-0/+1
2018-09-27signal/arm64: Remove unneeded tsk parameter from arm64_force_sig_infoEric W. Biederman1-2/+1
2018-03-06arm64: Introduce arm64_force_sig_info and hook up in arm64_notify_dieWill Deacon1-0/+2
2018-03-06arm64: signal: Make force_signal_inject more robustWill Deacon1-4/+2
2018-01-16arm64: kernel: Survive corrected RAS errors notified by SErrorJames Morse1-0/+54
2017-11-03arm64/sve: Core task context handlingDave Martin1-0/+2
2017-10-25arm64: Fix single stepping in kernel trapsJulien Thierry1-0/+6
2017-09-05Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linuxLinus Torvalds1-0/+5
2017-08-10irq: Make the irqentry text section unconditionalMasami Hiramatsu1-7/+0
2017-08-09arm64: unwind: reference pt_regs via embedded stack frameArd Biesheuvel1-0/+5
2016-08-25arm64: Create sections.hJames Morse1-5/+1
2016-07-01arm64: consolidate signal injection on emulation errorsAndre Przywara1-0/+2
2015-08-12arm64: Add __exception_irq_entry definition for function graphJungseok Lee1-2/+21
2014-11-20arm64: Add support for hooks to handle undefined instructionsPunit Agrawal1-0/+16
2012-09-17arm64: Exception handlingCatalin Marinas1-0/+30