aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/kernel/cpuinfo.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-10-19arm64: Add HWCAP for self-synchronising virtual counterMarc Zyngier1-0/+1
2021-06-11arm64: cpuinfo: Split AArch32 registers out into a separate structWill Deacon1-25/+28
2021-05-26arm64: Check if GMID_EL1.BS is the same on all CPUsCatalin Marinas1-0/+3
2021-05-26arm64: Change the cpuinfo_arm64 member type for some sysregs to u64Catalin Marinas1-1/+1
2021-03-22arm64: cpuinfo: Fix a typoBhaskar Chowdhury1-1/+1
2020-10-28arm64: avoid -Woverride-init warningArnd Bergmann1-3/+4
2020-10-02Merge branch 'for-next/mte' into for-next/coreWill Deacon1-0/+1
2020-09-11arm64/cpuinfo: Define HWCAP name arrays per their actual bit definitionsAnshuman Khandual1-85/+92
2020-09-03arm64: mte: CPU feature detection and initial sysreg configurationVincenzo Frascino1-1/+1
2020-08-27arm64/cpuinfo: Remove unnecessary fallthrough annotationGustavo A. R. Silva1-1/+0
2020-08-23treewide: Use fallthrough pseudo-keywordGustavo A. R. Silva1-1/+1
2020-07-24arm64: Reserve HWCAP2_MTE as (1 << 18)Catalin Marinas1-0/+1
2020-05-28Merge branch 'for-next/bti' into for-next/coreWill Deacon1-0/+1
2020-05-28Merge branches 'for-next/acpi', 'for-next/bpf', 'for-next/cpufeature', 'for-next/docs', 'for-next/kconfig', 'for-next/misc', 'for-next/perf', 'for-next/ptr-auth', 'for-next/sdei', 'for-next/smccc' and 'for-next/vdso' into for-next/coreWill Deacon1-2/+6
2020-05-21arm64/cpuinfo: Add ID_MMFR4_EL1 into the cpuinfo_arm64 contextAnshuman Khandual1-0/+1
2020-05-21arm64/cpufeature: Introduce ID_MMFR5 CPU registerAnshuman Khandual1-0/+1
2020-05-21arm64/cpufeature: Introduce ID_DFR1 CPU registerAnshuman Khandual1-0/+1
2020-05-21arm64/cpufeature: Introduce ID_PFR2 CPU registerAnshuman Khandual1-0/+1
2020-05-04arm64/cpuinfo: Move device_initcall() near cpuinfo_regs_init()Anshuman Khandual1-2/+2
2020-03-16arm64: Basic Branch Target Identification supportDave Martin1-0/+1
2020-01-22Merge branch 'for-next/rng' into for-next/coreWill Deacon1-0/+1
2020-01-22arm64: Implement archrandom.h for ARMv8.5-RNGRichard Henderson1-0/+1
2020-01-15arm64: Introduce ID_ISAR6 CPU registerAnshuman Khandual1-0/+1
2020-01-15arm64: cpufeature: Export matrix and other features to userspaceSteven Price1-0/+7
2019-10-25arm64: cpufeature: Fix typos in commentShaokun Zhang1-1/+1
2019-08-13arm64: constify icache_policy_str[]Mark Rutland1-1/+1
2019-07-08Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linuxLinus Torvalds1-0/+2
2019-06-25arm64: Expose FRINT capabilities to userspaceMark Brown1-0/+1
2019-06-25arm64: Expose ARMv8.5 CondM capability to userspaceMark Brown1-0/+1
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 234Thomas Gleixner1-11/+1
2019-04-23arm64: Expose SVE2 features for userspaceDave Martin1-0/+6
2019-04-16arm64: Expose DC CVADP to userspaceAndrew Murray1-0/+1
2019-04-16arm64: HWCAP: add support for AT_HWCAP2Andrew Murray1-1/+1
2018-12-13arm64: add basic pointer authentication supportMark Rutland1-0/+2
2018-12-06arm64: Add support for SB barrier and patch in over DSB; ISB sequencesWill Deacon1-0/+1
2018-10-16arm64: cpufeature: Fix handling of CTR_EL0.IDC fieldSuzuki K Poulose1-1/+9
2018-09-14arm64: cpufeature: Detect SSBS and advertise to userspaceWill Deacon1-0/+1
2018-03-19arm64: Expose Arm v8.4 featuresSuzuki K Poulose1-0/+4
2018-01-05arm64: v8.4: Support for new floating point multiplication instructionsDongjiu Geng1-0/+1
2017-11-03arm64/sve: Detect SVE and activate runtime supportDave Martin1-0/+1
2017-11-03arm64/sve: Probe SVE capabilities and usable vector lengthsDave Martin1-0/+6
2017-10-11arm64: Expose support for optional ARMv8-A featuresSuzuki K Poulose1-0/+5
2017-08-09arm64: Expose DC CVAP to userspaceRobin Murphy1-0/+1
2017-06-30arm64: cpuinfo: constify attribute_group structures.Arvind Yadav1-1/+1
2017-03-20arm64: v8.3: Support for weaker release consistencySuzuki K Poulose1-0/+1
2017-03-20arm64: v8.3: Support for complex number instructionsSuzuki K Poulose1-0/+1
2017-03-20arm64: v8.3: Support for Javascript conversion instructionSuzuki K Poulose1-0/+1
2017-03-20arm64: cache: Identify VPIPT I-cachesWill Deacon1-0/+4
2017-03-20arm64: cache: Merge cachetype.h into cache.hWill Deacon1-1/+1
2017-03-20arm64: cache: Remove support for ASID-tagged VIVT I-cachesWill Deacon1-6/+3
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.