aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/kernel/entry.S (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-01-03arm64: entry: remove unused register aliasesMark Rutland1-11/+1
2018-12-11arm64: preempt: Fix big-endian when checking preempt count in assemblyWill Deacon1-4/+2
2018-12-06arm64: entry: Remove confusing commentWill Deacon1-4/+0
2018-12-06arm64: entry: Place an SB sequence following an ERET instructionWill Deacon1-0/+2
2018-10-01arm64: Trap WFI executed in userspaceMarc Zyngier1-0/+1
2018-10-01arm64: compat: Add separate CP15 trapping hookMarc Zyngier1-2/+13
2018-09-14arm64: entry: Allow handling of undefined instructions from EL1Will Deacon1-1/+1
2018-07-26arm64: Add support for STACKLEAK gcc pluginLaura Abbott1-0/+3
2018-07-12arm64: zero GPRs upon entry from EL0Mark Rutland1-1/+7
2018-07-12arm64: don't reload GPRs after apply_ssbdMark Rutland1-13/+7
2018-07-12arm64: don't restore GPRs when context trackingMark Rutland1-11/+1
2018-07-12arm64: convert native/compat syscall entry to CMark Rutland1-38/+4
2018-07-12arm64: convert syscall trace logic to CMark Rutland1-53/+2
2018-07-12arm64: convert raw syscall invocation to CMark Rutland1-26/+10
2018-07-12arm64: remove sigreturn wrappersMark Rutland1-8/+0
2018-07-11arm64: rseq: Implement backend rseq calls and select HAVE_RSEQWill Deacon1-0/+2
2018-05-31arm64: ssbd: Introduce thread flag to control userspace mitigationMarc Zyngier1-0/+2
2018-05-31arm64: ssbd: Skip apply_ssbd if not using dynamic mitigationMarc Zyngier1-0/+3
2018-05-31arm64: Add per-cpu infrastructure to call ARCH_WORKAROUND_2Marc Zyngier1-4/+7
2018-05-31arm64: Call ARCH_WORKAROUND_2 on transitions between EL0 and EL1Marc Zyngier1-0/+22
2018-02-08Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linuxLinus Torvalds1-13/+16
2018-02-06arm64: entry: Apply BP hardening for suspicious interrupts from EL0Will Deacon1-0/+5
2018-02-06arm64: entry: Apply BP hardening for high-priority synchronous exceptionsWill Deacon1-1/+4
2018-02-06arm64: entry: Ensure branch through syscall table is bounded under speculationWill Deacon1-0/+2
2018-02-06arm64: Make USER_DS an inclusive limitRobin Murphy1-2/+2
2018-02-06arm64: entry: Reword comment about post_ttbr_update_workaroundWill Deacon1-10/+3
2018-02-06Merge branch 'linus' into sched/urgent, to resolve conflictsIngo Molnar1-31/+365
2018-02-05membarrier/arm64: Provide core serializing commandMathieu Desnoyers1-0/+4
2018-01-16arm64: kpti: Fix the interaction between ASID switching and software PANCatalin Marinas1-1/+1
2018-01-14arm64: entry: Move the trampoline to be before PANSteve Capper1-2/+2
2018-01-14arm64: sdei: Add trampoline code for remapping the kernelJames Morse1-11/+87
2018-01-13arm64: kernel: Add arch-specific SDEI entry code and CPU maskingJames Morse1-0/+101
2018-01-08arm64: Add skeleton to harden the branch predictor against aliasing attacksWill Deacon1-2/+5
2018-01-08arm64: Move post_ttbr_update_workaround to C codeMarc Zyngier1-1/+1
2018-01-08arm64: use RET instruction for exiting the trampolineWill Deacon1-1/+9
2017-12-11arm64: kaslr: Put kernel vectors address in separate data pageWill Deacon1-0/+14
2017-12-11arm64: mm: Introduce TTBR_ASID_MASK for getting at the ASID in the TTBRWill Deacon1-1/+1
2017-12-11arm64: entry: Add fake CPU feature for unmapping the kernel at EL0Will Deacon1-4/+5
2017-12-11arm64: erratum: Work around Falkor erratum #E1003 in trampoline codeWill Deacon1-0/+12
2017-12-11arm64: entry: Hook up entry trampoline to exception vectorsWill Deacon1-3/+36
2017-12-11arm64: entry: Explicitly pass exception level to kernel_ventry macroWill Deacon1-23/+23
2017-12-11arm64: entry: Add exception trampoline page for exceptions from EL0Will Deacon1-0/+86
2017-12-11arm64: mm: Fix and re-enable ARM64_SW_TTBR0_PANWill Deacon1-2/+2
2017-12-11arm64: mm: Rename post_ttbr0_update_workaroundWill Deacon1-1/+1
2017-11-03arm64/sve: Detect SVE and activate runtime supportDave Martin1-3/+4
2017-11-03arm64/sve: Core task context handlingDave Martin1-3/+36
2017-11-02arm64: entry.S: move SError handling into a C function for future expansionXie XiuQi1-7/+29
2017-11-02arm64: entry.S: convert elX_irqJames Morse1-2/+2
2017-11-02arm64: entry.S convert el0_syncJames Morse1-14/+10
2017-11-02arm64: entry.S: convert el1_syncJames Morse1-8/+4
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.