aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm64/kernel/head.S (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-02-20arm64: Relax GIC version check during early bootVladimir Murzin1-2/+1
2019-01-10arm64: kpti: Avoid rewriting early page tables when KASLR is enabledWill Deacon1-0/+1
2018-12-13arm64/kvm: consistently handle host HCR_EL2 flagsMark Rutland1-3/+2
2018-12-10Merge branch 'for-next/kexec' into aarch64/for-next/coreWill Deacon1-1/+2
2018-12-10arm64: smp: Rework early feature mismatched detectionWill Deacon1-8/+4
2018-12-10arm64: Kconfig: Re-jig CONFIG options for 52-bit VAWill Deacon1-2/+2
2018-12-10arm64: mm: introduce 52-bit userspace supportSteve Capper1-0/+13
2018-12-10arm64: mm: Prevent mismatched 52-bit VA supportSteve Capper1-0/+26
2018-12-10arm64: mm: Offset TTBR1 to allow 52-bit PTRS_PER_PGDSteve Capper1-0/+1
2018-12-06arm64: add image head flag definitionsAKASHI Takahiro1-1/+2
2018-09-25arm64/mm: move runtime pgds to rodataJun Yao1-5/+7
2018-09-25arm64/mm: Separate boot-time page tables from swapper_pg_dirJun Yao1-5/+5
2018-09-25arm64/mm: Pass ttbr1 as a parameter to __enable_mmu()Jun Yao1-9/+11
2018-02-26arm64/kvm: Prohibit guest LOR accessesMark Rutland1-0/+7
2018-02-06arm64: idmap: Use "awx" flags for .idmap.text .pushsection directivesWill Deacon1-1/+1
2018-02-06arm64: assembler: Align phys_to_pte with pte_to_physWill Deacon1-22/+2
2018-02-06arm64: assembler: Change order of macro arguments in phys_to_ttbrWill Deacon1-2/+2
2018-02-06arm64: Add software workaround for Falkor erratum 1041Shanker Donthineni1-0/+1
2018-01-16arm64: sysreg: Move to use definitions for all the SCTLR bitsJames Morse1-10/+3
2018-01-14arm64: Extend early page table code to allow for larger kernelsSteve Capper1-38/+106
2017-12-22arm64: allow ID map to be extended to 52 bitsKristina Martsenko1-31/+45
2017-12-22arm64: handle 52-bit physical addresses in page table entriesKristina Martsenko1-1/+1
2017-12-22arm64: head.S: handle 52-bit PAs in PTEs in early page table setupKristina Martsenko1-9/+31
2017-12-22arm64: handle 52-bit addresses in TTBRKristina Martsenko1-2/+4
2017-11-03arm64/sve: Low-level CPU setupDave Martin1-1/+12
2017-10-18arm64: head: Init PMSCR_EL2.{PA,PCT} when entered at EL2 without VHEWill Deacon1-5/+12
2017-09-27arm64: Make sure SPsel is always setMarc Zyngier1-0/+1
2017-09-05Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/arm64/linuxLinus Torvalds1-9/+13
2017-08-22arm64: kaslr: ignore modulo offset when validating virtual displacementArd Biesheuvel1-1/+0
2017-08-09Merge branch 'arm64/exception-stack' of git://git.kernel.org/pub/scm/linux/kernel/git/mark/linux into for-next/coreCatalin Marinas1-0/+4
2017-08-09arm64: unwind: reference pt_regs via embedded stack frameArd Biesheuvel1-0/+4
2017-08-09arm64: Convert __inval_cache_range() to area-basedRobin Murphy1-9/+9
2017-04-04Merge branch 'arm64/common-sysreg' of git://git.kernel.org/pub/scm/linux/kernel/git/mark/linux into for-next/coreCatalin Marinas1-4/+4
2017-04-04arm64: efi: clean up Image header after PE header has been split offArd Biesheuvel1-9/+3
2017-04-04arm64: efi: move EFI header and related data to a separate .S fileArd Biesheuvel1-147/+3
2017-03-22arm64: move !VHE work to end of el2_setupMark Rutland1-20/+17
2017-03-22arm64: reduce el2_setup branchingMark Rutland1-8/+7
2017-03-09arm64: sysreg: subsume GICv3 sysreg definitionsMark Rutland1-4/+4
2017-02-09arm64: head.S: Enable EL1 (host) access to SPE when entered at EL2Will Deacon1-4/+15
2017-02-03efi: arm64: Add vmlinux debug link to the Image binaryArd Biesheuvel1-1/+46
2017-01-17arm64: head.S: avoid open-coded adr_lMark Rutland1-2/+1
2017-01-10arm64: head.S: fix up stale commentsMark Rutland1-2/+2
2016-11-29arm64: head.S: Fix CNTHCTL_EL2 access on VHE systemJintack1-1/+12
2016-11-21arm64: Introduce uaccess_{disable,enable} functionality based on TTBR0_EL1Catalin Marinas1-3/+3
2016-11-11arm64: split thread_info from task stackMark Rutland1-5/+6
2016-10-17arm64: kernel: Init MDCR_EL2 even in the absence of a PMUMarc Zyngier1-1/+2
2016-09-02arm64: head.S: document the use of callee saved registersArd Biesheuvel1-0/+10
2016-09-02arm64: head.S: use ordinary stack frame for __primary_switched()Ard Biesheuvel1-9/+9
2016-09-02arm64: kernel: drop use of x24 from primary boot pathArd Biesheuvel1-8/+12
2016-09-02arm64: kernel: use x30 for __enable_mmu return addressArd Biesheuvel1-14/+7
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.