aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/cpu-probe.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-07-14MIPS: Remove VR41xx supportThomas Bogendoerfer1-40/+0
2022-05-04MIPS: fix typos in commentsJulia Lawall1-1/+1
2022-03-01MIPS: Remove TX39XX supportThomas Bogendoerfer1-23/+0
2021-11-25MIPS: loongson64: fix FTLB configurationHuang Pei1-2/+2
2021-10-24MIPS: Remove NETLOGIC supportThomas Bogendoerfer1-84/+0
2021-06-01MIPS: cpu-probe: Fix FPU detection on Ingenic JZ4760(B)Paul Cercueil1-0/+5
2021-04-06MIPS: Loongson64: Use _CACHE_UNCACHED instead of _CACHE_UNCACHED_ACCELERATEDTiezhu Yang1-3/+0
2021-03-09MIPS: kernel: Reserve exception base early to prevent corruptionThomas Bogendoerfer1-0/+6
2021-01-22Revert "MIPS: Remove unused R4300 CPU support"Lauri Kasanen1-0/+9
2021-01-18MIPS: Ingenic: Disable HPTLB for D0 XBurst CPUs tooPaul Cercueil1-7/+8
2020-10-12MIPS: cpu-probe: remove MIPS_CPU_BP_GHIST option bitThomas Bogendoerfer1-6/+4
2020-10-12MIPS: cpu-probe: move fpu probing/handling into its own fileThomas Bogendoerfer1-324/+2
2020-09-18MIPS: cpu-probe: ingenic: Fix broken BUG_ONPaul Cercueil1-1/+1
2020-09-18MIPS: cpu-probe: Mark XBurst CPU as having vtagged cachesPaul Cercueil1-0/+3
2020-09-18MIPS: cpu-probe: Set Ingenic's writecombine to _CACHE_CACHABLE_WAPaul Cercueil1-1/+2
2020-07-31MIPS: handle Loongson-specific GSExc exceptionWANG Xuerui1-0/+3
2020-07-31MIPS: only register FTLBPar exception handler for supported modelsWANG Xuerui1-0/+13
2020-07-24MIPS: X2000: Add X2000 system type.周琰杰 (Zhou Yanjie)1-0/+11
2020-07-08MIPS: Unify naming style of vendor CP0.Config6 bitsHuacai Chen1-6/+6
2020-06-04KVM: MIPS: Enable KVM support for Loongson-3Huacai Chen1-0/+1
2020-06-04KVM: MIPS: Introduce and use cpu_guest_has_ldpteHuacai Chen1-1/+3
2020-05-24MIPS: emulate CPUCFG instruction on older Loongson64 coresWANG Xuerui1-0/+9
2020-05-24MIPS: Tidy up CP0.Config6 bits definitionHuacai Chen1-6/+6
2020-05-22mips: Add CP0 Write Merge config supportSerge Semin1-0/+48
2020-05-22mips: Add MIPS Release 5 supportSerge Semin1-0/+17
2020-05-07MIPS: Use fallthrough for arch/mipsLiangliang Huang1-11/+11
2020-05-02MIPS: Loongson64: Correct TLB type for Loongson-3 ClassicJiaxun Yang1-1/+4
2020-04-30MIPS: Loongson64: Probe CPU features via CPUCFGJiaxun Yang1-8/+37
2020-04-26MIPS: Kernel: Identify Loongson-2K processorsJiaxun Yang1-1/+18
2020-03-19Use ELF_BASE_PLATFORM to pass ISA levelYunQiang Su1-0/+18
2020-01-22MIPS: Add MAC2008 SupportJiaxun Yang1-1/+15
2020-01-09MIPS: X1830: Add X1830 system type.周琰杰 (Zhou Yanjie)1-29/+36
2019-11-22MIPS: Ingenic: Disable abandoned HPTLB function.Zhou Yanjie1-2/+19
2019-11-11MIPS: Loongson: Rename LOONGSON1 to LOONGSON32Huacai Chen1-1/+1
2019-11-01Merge tag 'mips_fixes_5.4_3' into mips-nextPaul Burton1-0/+33
2019-10-31MIPS: Loongson64: Rename CPU TYPESJiaxun Yang1-8/+8
2019-10-10MIPS: elf_hwcap: Export userspace ASEsJiaxun Yang1-0/+33
2019-10-07MIPS: Loongson: Add Loongson-3A R4 basic supportHuacai Chen1-2/+14
2019-08-26MIPS: Treat Loongson Extensions as ASEsJiaxun Yang1-0/+6
2019-08-05MIPS: Ingenic: Disable broken BTB lookup optimization.Zhou Yanjie1-0/+7
2019-07-23MIPS: Remove unused R8000 CPU supportPaul Burton1-9/+0
2019-07-23MIPS: Remove unused R5432 CPU supportPaul Burton1-8/+0
2019-07-23MIPS: Remove unused R4300 CPU supportPaul Burton1-9/+0
2019-07-21MIPS: Decode config3 register on Ingenic SoCsPaul Cercueil1-0/+8
2019-07-21MIPS: Rename JZRISC to XBURSTPaul Cercueil1-3/+3
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner1-5/+1
2019-05-09MIPS: Fix Ingenic SoCs sometimes reporting wrong ISAPaul Cercueil1-0/+8
2019-02-04MIPS: MemoryMapID (MMID) SupportPaul Burton1-1/+54
2018-12-03mips: annotate implicit fall throughsMathieu Malaterre1-0/+7
2018-11-19MIPS: Loongson: Add Loongson-3A R2.1 basic supportHuacai Chen1-1/+2