aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/cpu-probe.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-01-20MIPS: Define the legacy-NaN and 2008-NaN featuresMaciej W. Rozycki1-0/+2
2015-11-11MIPS: Extend hardware table walking support to MIPS64Paul Burton1-2/+1
2015-09-22MIPS: Fix FTLB detection for R6James Hogan1-5/+8
2015-09-22MIPS: cpu-features: Add cpu_has_ftlbJames Hogan1-3/+5
2015-09-03MIPS: Advertise MSA support via HWCAP when presentPaul Burton1-0/+1
2015-09-03MIPS: Advertise MIPSr6 via HWCAP when appropriatePaul Burton1-0/+3
2015-09-03MIPS: AT_HWCAP aux vector infrastructurePaul Burton1-0/+3
2015-09-03MIPS: Probe for small (1KiB) page supportJames Hogan1-0/+2
2015-08-26MIPS: Set up FTLB probability for I6400Markos Chandras1-5/+13
2015-08-26MIPS: cpu-probe: Fix VTLB/FTLB configuration for R6Markos Chandras1-1/+10
2015-08-26MIPS: Add default case for the FTLB enable/disable codeMarkos Chandras1-3/+10
2015-08-26MIPS: cpu-probe: Remove cp0 hazard barrier when enabling the FTLBMarkos Chandras1-1/+0
2015-08-26MIPS: Add MIPS I6400 probe supportMarkos Chandras1-0/+4
2015-06-21MIPS: R12000: Enable branch prediction global historyJoshua Kinard1-2/+6
2015-06-21MIPS: ingenic: Add newer vendor IDsPaul Burton1-1/+3
2015-06-03MIPS: Avoid an FPE exception in FCSR mask probingMaciej W. Rozycki1-2/+1
2015-04-13Merge branch '4.0-fixes' into mips-for-linux-nextRalf Baechle1-0/+4
2015-04-08MIPS: Factor out FPU feature probingMaciej W. Rozycki1-54/+71
2015-04-08MIPS: Respect the ISA level in FCSR handlingMaciej W. Rozycki1-0/+53
2015-04-08MIPS: math-emu: Set FIR feature flags for full emulationMaciej W. Rozycki1-2/+23
2015-04-08MIPS: Correct ISA masking in FPU feature determinationMaciej W. Rozycki1-1/+3
2015-04-08MIPS: Clarify the comment for `__cpu_has_fpu'Maciej W. Rozycki1-1/+1
2015-04-01MIPS: Add R16000 detectionJoshua Kinard1-2/+7
2015-03-31MIPS: Add arch CDMM definitions and probingJames Hogan1-0/+2
2015-03-19MIPS: Add support for XPA.Steven J. Hill1-0/+4
2015-02-20MIPS: Add set/clear CP0 macros for PageGrain registerSteven J. Hill1-1/+1
2015-02-17MIPS: Add LLB bit and related feature for the Config 5 CP0 registerMarkos Chandras1-0/+2
2015-02-17MIPS: kernel: cpu-probe.c: Add support for MIPS R6Leonid Yegoshin1-4/+16
2015-02-16MIPS: Add MIPS generic QEMU probe supportLeonid Yegoshin1-0/+5
2015-02-16MIPS: HTW: Prevent accidental HTW start due to nested htw_{start, stop}Markos Chandras1-1/+3
2014-12-11Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds1-4/+67
2014-11-24MIPS: BMIPS: Add PRId for BMIPS5200 (Whirlwind)Kevin Cernekee1-0/+1
2014-11-24MIPS: Ensure Config5.UFE is clear on bootPaul Burton1-1/+1
2014-11-24MIPS: detect presence of the FRE & UFR bitsPaul Burton1-0/+2
2014-11-24MIPS: cpu: Add 'noftlb' kernel command line option to disable the FTLBMarkos Chandras1-2/+62
2014-11-24MIPS: Remove useless parenthesesRalf Baechle1-1/+1
2014-11-24MIPS: cpu-probe: Set the FTLB probability bit on supported coresMarkos Chandras1-1/+32
2014-11-19MIPS: Loongson: Set Loongson-3's ISA level to MIPS64R1Huacai Chen1-1/+4
2014-11-19MIPS: Loongson: Fix the write-combine CCA value settingHuacai Chen1-1/+1
2014-09-22MIPS: cpu-probe: Set the write-combine CCA value on per core basisMarkos Chandras1-0/+21
2014-08-02MIPS: detect presence of MAARsPaul Burton1-0/+2
2014-08-02MIPS: ensure MSA gets disabled during bootPaul Burton1-3/+2
2014-08-02MIPS: kernel: cpu-probe: Detect unique RI/XI exceptionsLeonid Yegoshin1-0/+9
2014-08-02MIPS: kernel: cpu-probe: Add support for the HardWare Table WalkerMarkos Chandras1-0/+23
2014-07-30MIPS: Add Loongson-3B supportHuacai Chen1-0/+6
2014-05-30MIPS: Add function get_ebase_cpunumDavid Daney1-1/+1
2014-05-30MIPS: Implement random_get_entropy with CP0 RandomMaciej W. Rozycki1-0/+1
2014-05-30MIPS: Netlogic: Add support for XLP5XXYonghong Song1-0/+1
2014-05-24MIPS: MT: Remove SMTC supportRalf Baechle1-1/+1
2014-05-23MIPS: RM9000: Remove support for probing the CPU core.Ralf Baechle1-15/+0
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.