aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm (follow)
AgeCommit message (Expand)AuthorFilesLines
2006-11-30[MIPS] Load modules to CKSEG0 if CONFIG_BUILD_ELF64=nAtsushi Nemoto3-0/+62
2006-11-30[MIPS] Make free_init_pages() arguments to be physical addressesFranck Bui-Huu1-16/+17
2006-11-30[MIPS] setup.c: clean up initrd related codeFranck Bui-Huu1-5/+0
2006-11-30[MIPS] page.h: remove __pa() usages.Franck Bui-Huu1-4/+4
2006-11-22[MIPS] Hack for SB1 cache issuesThiemo Seufer1-1/+21
2006-11-06[MIPS] SB1: On bootup only flush cache on local CPU.Ralf Baechle1-1/+1
2006-11-01[MIPS] 16K & 64K page size fixesRalf Baechle2-5/+38
2006-10-30[MIPS] Make SB1 cache flushes not to use on_each_cpuManish Lachwani1-4/+13
2006-10-30[MIPS] Fix warning about unused definition in c-sb1.cYoichi Yuasa1-1/+0
2006-10-21[MIPS] Fix aliasing bug in copy_to_user_page / copy_from_user_pageRalf Baechle3-10/+175
2006-10-19[MIPS] Fix iounmap argument to const volatile.Ralf Baechle1-1/+1
2006-10-03Merge git://git.kernel.org/pub/scm/linux/kernel/git/bunk/trivialLinus Torvalds1-1/+1
2006-10-03Attack of "the the"s in archMatt LaPlante1-1/+1
2006-10-03[MIPS] Fix size of zones_size and zholes_size arrayAtsushi Nemoto1-2/+2
2006-10-01[MIPS] Stacktrace build-fix and improvementAtsushi Nemoto1-2/+2
2006-10-01[MIPS] Remove __flush_icache_pageAtsushi Nemoto5-189/+0
2006-09-29[PATCH] pidspace: is_init()Sukadev Bhattiprolu1-1/+1
2006-09-27[MIPS] Replace BARRIER with more appropriate hazard barrier.Ralf Baechle1-13/+8
2006-09-27[MIPS] c-r4k: Convert init functions from inline to __init.Ralf Baechle1-10/+10
2006-09-27[MIPS] Make PROT_WRITE imply PROT_READ.Ralf Baechle1-1/+1
2006-09-27[MIPS] Do not use drop_mmu_context to flusing other task's VIPT I-cache.Atsushi Nemoto2-27/+33
2006-09-27[MIPS] Retire flush_icache_page from mm use.Ralf Baechle5-13/+15
2006-09-27[MIPS] c-r4k: Typo fix.Ralf Baechle1-1/+1
2006-09-26[PATCH] reduce MAX_NR_ZONES: fix MAX_NR_ZONES array initializationsChristoph Lameter1-2/+2
2006-07-13[MIPS] sparsemem: fix crash in show_memAtsushi Nemoto1-0/+2
2006-07-13[MIPS] Print out TLB handler assembly for debugging.Thiemo Seufer1-88/+71
2006-07-13[MIPS] vr41xx: Replace magic number for P4K bit with symbol.Yoichi Yuasa1-1/+1
2006-07-13[MIPS] vr41xx: Changed workaround to recommended methodYoichi Yuasa1-4/+3
2006-07-13[MIPS] Do not count pages in holes with sparsememAtsushi Nemoto1-25/+40
2006-07-13[MIPS] VR41xx: Set VR41_CONF_BP only for PrId 0x0c80.Yoichi Yuasa1-1/+3
2006-07-13[MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle1-4/+4
2006-06-30Remove obsolete #include <linux/config.h>Jörn Engel14-14/+0
2006-06-29[MIPS] 74K: Assume it will also have an AR bit in config7Ralf Baechle1-0/+1
2006-06-29[MIPS] Treat CPUs with AR bit as physically indexed.Ralf Baechle1-3/+8
2006-06-29[MIPS] MIPS32/MIPS64 S-cache fix and cleanupAtsushi Nemoto1-32/+3
2006-06-29[MIPS] Fix handling of 0 length I & D caches.Chris Dearman1-23/+41
2006-06-29[MIPS] MIPS32/MIPS64 secondary cache managementChris Dearman3-5/+160
2006-06-19[MIPS] Remove prototype for non-existing function.Ralf Baechle1-1/+0
2006-06-06[MIPS] Fix sparsemem support.Chad Reese1-1/+1
2006-06-06[MIPS] Save write-only Config.OD from being clobberedSergei Shtylyov1-0/+34
2006-06-01[MIPS] Treat R14000 like R10000.Kumba3-0/+6
2006-06-01[MIPS] Fix deadlock on MP with cache aliases.Ralf Baechle1-9/+30
2006-06-01[MIPS] Fix detection and handling of the 74K processor.Chris Dearman1-0/+1
2006-06-01[MIPS] Add missing 34K processor IDsNigel Stephens1-0/+1
2006-04-19[MIPS] Use __ffs() instead of ffs() for waybit calculation.Atsushi Nemoto2-9/+9
2006-04-19[MIPS] Handle IDE PIO cache aliases on SMP.Ralf Baechle5-0/+15
2006-04-19[MIPS] MT: Improved multithreading support.Ralf Baechle3-40/+141
2006-04-19[MIPS] Fix tx49_blast_icache32_page_indexed.Atsushi Nemoto1-1/+2
2006-04-19[MIPS] Fix CONFIG_LIMITED_DMA build.Ralf Baechle1-0/+2
2006-04-19[MIPS] Fix vectored interrupt support in TLB exception handler generator.Ralf Baechle1-2/+2
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.