aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm (follow)
AgeCommit message (Expand)AuthorFilesLines
2016-09-29MIPS: Fix detection of unsupported highmem with cache aliasesPaul Burton1-0/+3
2016-09-13MIPS: c-r4k: Fix size calc when avoiding IPIs for small icache flushesPaul Burton1-1/+1
2016-09-13MIPS: MAAR: Fix address alignmentJames Hogan1-7/+6
2016-08-06Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds6-67/+233
2016-08-04dma-mapping: use unsigned long for dma_attrsKrzysztof Kozlowski1-10/+10
2016-08-04tree-wide: replace config_enabled() with IS_ENABLED()Masahiro Yamada1-5/+5
2016-08-03Merge branch '4.7-fixes' into mips-for-linux-nextRalf Baechle1-1/+1
2016-08-03MIPS: mm: Fix definition of R6 cache instructionMatt Redfearn1-1/+1
2016-08-02Merge branch 'akpm' (patches from Andrew)Linus Torvalds1-1/+1
2016-08-02treewide: replace obsolete _refok by __refFabian Frederick1-1/+1
2016-08-02Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds4-11/+39
2016-08-01MIPS: Modify error handlingAmitoj Kaur Chawla1-2/+2
2016-07-29MIPS: c-r4k: Use SMP calls for CM indexed cache opsJames Hogan1-1/+1
2016-07-29MIPS: c-r4k: Avoid small flush_icache_range SMP callsJames Hogan1-0/+21
2016-07-29MIPS: c-r4k: Local flush_icache_range cache op overrideJames Hogan1-6/+18
2016-07-29MIPS: c-r4k: Split r4k_flush_kernel_vmap_range()James Hogan1-8/+17
2016-07-29MIPS: c-r4k: Exclude sibling CPUs in SMP callsJames Hogan1-4/+13
2016-07-29MIPS: c-r4k: Fix valid ASID optimisationJames Hogan1-13/+35
2016-07-29MIPS: c-r4k: Add r4k_on_each_cpu cache op type argJames Hogan1-19/+51
2016-07-29MIPS: c-r4k: Avoid dcache flush for sigtrampsJames Hogan1-6/+10
2016-07-29MIPS: c-r4k: Fix sigtramp SMP call to use kmapJames Hogan1-6/+69
2016-07-29MIPS: SMP: Clear ASID without confusing has_valid_asid()James Hogan1-0/+4
2016-07-26mm: do not pass mm_struct into handle_mm_faultKirill A. Shutemov1-1/+1
2016-07-24MIPS: tlbex: Avoid duplicated single_insn_swpdJames Hogan1-1/+1
2016-07-24MIPS: uasm: Handle low values in uasm_in_compat_space_p()James Hogan1-5/+1
2016-07-21MIPS: RM7000: Double locking bug in rm7k_tc_disable()Dan Carpenter1-1/+1
2016-07-06MIPS: Remove cpu_has_safe_index_cacheopsRalf Baechle1-9/+3
2016-07-05MIPS: uasm: Add r6 MUL encodingJames Hogan1-0/+4
2016-07-05MIPS: uasm: Add MTHI/MTLO instructionsJames Hogan3-5/+12
2016-07-05MIPS: uasm: Add DI instructionJames Hogan3-11/+14
2016-07-05MIPS: uasm: Add CFCMSA/CTCMSA instructionsJames Hogan3-12/+18
2016-07-05MIPS: uasm: Add CFC1/CTC1 instructionsJames Hogan3-14/+22
2016-06-15MIPS: Add define for Config.VI (virtual icache) bitJames Hogan1-1/+1
2016-05-28Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds1-4/+18
2016-05-28MIPS: Fix 64-bit HTW configurationJames Hogan1-2/+12
2016-05-28MIPS: Add 64-bit HTW fieldsJames Hogan1-2/+6
2016-05-19Merge branch 'akpm' (patches from Andrew)Linus Torvalds1-10/+11
2016-05-19arch: fix has_transparent_hugepage()Hugh Dickins1-10/+11
2016-05-13MIPS: mm: Panic if an XPA kernel is run without RIXIPaul Burton1-0/+3
2016-05-13MIPS: mm: Don't do MTHC0 if XPA not presentJames Hogan3-11/+19
2016-05-13MIPS: mm: Simplify build_update_entriesPaul Burton1-21/+16
2016-05-13MIPS: mm: Be more explicit about PTE mode bit handlingPaul Burton1-5/+9
2016-05-13MIPS: mm: Pass scratch register through to iPTE_SWPaul Burton1-13/+11
2016-05-13MIPS: mm: Don't clobber $1 on XPA TLB refillJames Hogan1-14/+10
2016-05-13MIPS: mm: Fix MIPS32 36b physical addressing (alchemy, netlogic)Paul Burton2-13/+26
2016-05-13MIPS: mm: Standardise on _PAGE_NO_READ, drop _PAGE_READPaul Burton1-9/+4
2016-05-13MIPS: Fix HTW config on XPA kernel without LPA enabledJames Hogan1-3/+1
2016-05-13MIPS: Retrieve ASID masks using function accepting struct cpuinfo_mipsPaul Burton3-12/+16
2016-05-13MIPS: remove aliasing alignment if HW has antialising supportLeonid Yegoshin1-1/+1
2016-05-13MIPS: Loongson-3: Introduce CONFIG_LOONGSON3_ENHANCEMENTHuacai Chen2-0/+11
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.