aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-03-27MIPS: KVM: Wire up MSA capabilityJames Hogan1-0/+18
2015-03-27MIPS: KVM: Expose MSA registersJames Hogan2-2/+75
2015-03-27MIPS: KVM: Add MSA exception handlingJames Hogan5-2/+140
2015-03-27MIPS: KVM: Emulate MSA bits in COP0 interfaceJames Hogan1-2/+35
2015-03-27MIPS: KVM: Add base guest MSA supportJames Hogan6-19/+323
2015-03-27MIPS: KVM: Wire up FPU capabilityJames Hogan1-0/+37
2015-03-27MIPS: KVM: Expose FPU registersJames Hogan2-11/+98
2015-03-27MIPS: KVM: Add FP exception handlingJames Hogan5-3/+88
2015-03-27MIPS: KVM: Emulate FPU bits in COP0 interfaceJames Hogan1-11/+100
2015-03-27MIPS: KVM: Add base guest FPU supportJames Hogan7-1/+333
2015-03-27MIPS: KVM: Add vcpu_get_regs/vcpu_set_regs callbackJames Hogan3-0/+20
2015-03-27MIPS: KVM: Add Config4/5 and writing of Config registersJames Hogan4-2/+126
2015-03-27MIPS: KVM: Simplify default guest Config registersJames Hogan2-31/+9
2015-03-27MIPS: KVM: Clean up register definitions a littleJames Hogan2-55/+68
2015-03-27MIPS: KVM: Drop pr_info messages on init/exitJames Hogan1-3/+0
2015-03-27MIPS: KVM: Sort kvm_mips_get_reg() registersJames Hogan1-3/+3
2015-03-27MIPS: KVM: Implement PRid CP0 register accessJames Hogan2-0/+8
2015-03-27MIPS: KVM: Handle TRAP exceptions from guest kernelJames Hogan5-0/+71
2015-03-27MIPS: Clear [MSA]FPE CSR.Cause after notify_die()James Hogan3-12/+21
2015-03-27MIPS: KVM: Handle MSA Disabled exceptions from guestJames Hogan4-0/+35
2015-03-27MIPS: MSA: Fix big-endian FPR_IDX implementationJames Hogan1-1/+1
2015-03-27Revert "MIPS: Don't assume 64-bit FP registers for context switch"James Hogan3-194/+128
2015-03-27MIPS: disable FPU if the mode is unsupportedPaul Burton1-7/+12
2015-03-27MIPS: prevent FP context set via ptrace being discardedPaul Burton1-6/+24
2015-03-27MIPS: Ensure FCSR cause bits are clear after invoking FPU emulatorPaul Burton1-8/+9
2015-03-27MIPS: clear MSACSR cause bits when handling MSA FP exceptionPaul Burton1-1/+10
2015-03-27MIPS: wrap cfcmsa & ctcmsa accesses for toolchains with MSA supportPaul Burton1-4/+20
2015-03-27MIPS: remove MSA macro recursionPaul Burton1-3/+31
2015-03-27MIPS: assume at as source/dest of MSA copy/insert instructionsPaul Burton1-16/+12
2015-03-27MIPS: Push .set mips64r* into the functions needing itPaul Burton2-9/+5
2015-03-27MIPS: lose_fpu(): Disable FPU when MSA enabledJames Hogan1-0/+1
2015-03-02KVM: MIPS: Enable after disabling interruptTapasweni Pathak1-0/+1
2015-03-02KVM: MIPS: Fix trace event to save PC directlyJames Hogan1-3/+3
2015-02-21Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds105-1123/+6390
2015-02-21Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/linuxLinus Torvalds1-0/+6
2015-02-20MIPS: sead3: Corrected get_c0_perfcount_intNiklas Cassel1-1/+1
2015-02-20MIPS: mm: Remove dead macro definitionsAndreas Ruprecht2-16/+0
2015-02-20MIPS: OCTEON: irq: add CIB and other fixesDavid Daney1-269/+780
2015-02-20MIPS: OCTEON: Don't do acknowledge operations for level triggered irqs.David Daney1-2/+43
2015-02-20MIPS: OCTEON: More OCTEONIII supportChandrakala Chavva4-2/+326
2015-02-20MIPS: OCTEON: Remove setting of processor specific CVMCTL icache bits.Chad Reese1-20/+0
2015-02-20MIPS: OCTEON: Core-15169 Workaround and general CVMSEG cleanup.David Daney2-6/+17
2015-02-20MIPS: OCTEON: Update octeon-model.h code for new SoCs.David Daney5-27/+90
2015-02-20MIPS: OCTEON: Implement DCache errata workaround for all CN6XXXDavid Daney3-4/+8
2015-02-20MIPS: OCTEON: Add little-endian support to asm/octeon/octeon.hDavid Daney1-30/+105
2015-02-20MIPS: OCTEON: Implement the core-16057 workaroundDavid Daney1-0/+22
2015-02-20MIPS: OCTEON: Delete unused COP2 saving codeAleksey Makarov1-26/+0
2015-02-20MIPS: OCTEON: Use correct instruction to read 64-bit COP0 registerChandrakala Chavva1-3/+3
2015-02-20MIPS: OCTEON: Save and restore CP2 SHA3 stateDavid Daney3-11/+35
2015-02-20MIPS: OCTEON: Fix FP context save.David Daney1-12/+7