aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips
AgeCommit message (Expand)AuthorFilesLines
2015-03-27MIPS: KVM: Add MSA exception handlingJames Hogan5-2/+140
2015-03-27MIPS: KVM: Emulate MSA bits in COP0 interfaceJames Hogan1-2/+35
2015-03-27MIPS: KVM: Add base guest MSA supportJames Hogan6-19/+323
2015-03-27MIPS: KVM: Wire up FPU capabilityJames Hogan1-0/+37
2015-03-27MIPS: KVM: Expose FPU registersJames Hogan2-11/+98
2015-03-27MIPS: KVM: Add FP exception handlingJames Hogan5-3/+88
2015-03-27MIPS: KVM: Emulate FPU bits in COP0 interfaceJames Hogan1-11/+100
2015-03-27MIPS: KVM: Add base guest FPU supportJames Hogan7-1/+333
2015-03-27MIPS: KVM: Add vcpu_get_regs/vcpu_set_regs callbackJames Hogan3-0/+20
2015-03-27MIPS: KVM: Add Config4/5 and writing of Config registersJames Hogan4-2/+126
2015-03-27MIPS: KVM: Simplify default guest Config registersJames Hogan2-31/+9
2015-03-27MIPS: KVM: Clean up register definitions a littleJames Hogan2-53/+66
2015-03-27MIPS: KVM: Drop pr_info messages on init/exitJames Hogan1-3/+0
2015-03-27MIPS: KVM: Sort kvm_mips_get_reg() registersJames Hogan1-3/+3
2015-03-27MIPS: KVM: Implement PRid CP0 register accessJames Hogan2-0/+8
2015-03-27MIPS: KVM: Handle TRAP exceptions from guest kernelJames Hogan5-0/+71
2015-03-27MIPS: Clear [MSA]FPE CSR.Cause after notify_die()James Hogan3-12/+21
2015-03-27MIPS: KVM: Handle MSA Disabled exceptions from guestJames Hogan4-0/+35
2015-03-27MIPS: MSA: Fix big-endian FPR_IDX implementationJames Hogan1-1/+1
2015-03-27Revert "MIPS: Don't assume 64-bit FP registers for context switch"James Hogan3-194/+128
2015-03-27MIPS: disable FPU if the mode is unsupportedPaul Burton1-7/+12
2015-03-27MIPS: prevent FP context set via ptrace being discardedPaul Burton1-6/+24
2015-03-27MIPS: Ensure FCSR cause bits are clear after invoking FPU emulatorPaul Burton1-8/+9
2015-03-27MIPS: clear MSACSR cause bits when handling MSA FP exceptionPaul Burton1-1/+10
2015-03-27MIPS: wrap cfcmsa & ctcmsa accesses for toolchains with MSA supportPaul Burton1-4/+20
2015-03-27MIPS: remove MSA macro recursionPaul Burton1-3/+31
2015-03-27MIPS: assume at as source/dest of MSA copy/insert instructionsPaul Burton1-16/+12
2015-03-27MIPS: Push .set mips64r* into the functions needing itPaul Burton2-9/+5
2015-03-27MIPS: lose_fpu(): Disable FPU when MSA enabledJames Hogan1-0/+1
2015-03-26serial: 8250_early: Remove setup_early_serial8250_console()Peter Hurley1-2/+2
2015-03-25MIPS: Fix race condition in lazy cache flushing.Lars Persson2-15/+35
2015-03-25Revert "MIPS: Remove race window in page fault handling"Lars Persson2-23/+13
2015-03-25MIPS: OCTEON: Use correct CSR to soft resetChandrakala Chavva2-9/+4
2015-03-25MIPS: OCTEON: dma-octeon: fix OHCI USB config checkAaro Koskinen1-1/+1
2015-03-25MIPS: Loongson-3: Add IRQF_NO_SUSPEND to Cascade irqactionHuacai Chen1-0/+1
2015-03-25MIPS: BCM63xx: Move bcm63xx_gpio_init() to bcm63xx_register_devices().Nicolas Schichan2-4/+4
2015-03-24CRYPTO: Octeon: Add SHA512 moduleAaro Koskinen2-0/+278
2015-03-24CRYPTO: Octeon: Add SHA256 moduleAaro Koskinen2-0/+281
2015-03-24CRYPTO: Octeon: Add SHA1 moduleAaro Koskinen2-1/+243
2015-03-24CRYPTO: Octeon: Add instruction definitions for SHA1/256/512Aaro Koskinen1-4/+79
2015-03-24CRYPTO: Octeon: always disable preemption when using crypto engineAaro Koskinen2-5/+3
2015-03-24CRYPTO: Octeon: Don't disable bottom half in octeon-md5Aaro Koskinen1-4/+0
2015-03-24mips: copy_thread(): rename 'arg' argument to 'kthread_arg'Alex Dowad1-2/+8
2015-03-24MIPS: BCM47XX: Support SPROM prefixes for PCI devicesRafał Miłecki1-0/+33
2015-03-23Merge branches 'pci/enumeration' and 'pci/virtualization' into nextBjorn Helgaas1-15/+17
2015-03-19MIPS: Add support for XPA.Steven J. Hill11-44/+173
2015-03-19PCI: Cleanup control flowBjorn Helgaas1-16/+17
2015-03-19PCI: Assign resources before drivers claim devices (pci_scan_root_bus())Yijing Wang1-0/+1
2015-03-18MIPS: Rearrange PTE bits into fixed positions.Steven J. Hill3-49/+76
2015-03-10crypto: octeon - add SHA512 moduleAaro Koskinen2-0/+278
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.