aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mn10300/mm (follow)
AgeCommit message (Expand)AuthorFilesLines
2012-07-11mn10300: mm/dma-alloc.c needs <linux/export.h>Geert Uytterhoeven1-0/+1
2012-03-28Disintegrate asm/system.h for MN10300David Howells5-5/+0
2011-07-26atomic: use <linux/atomic.h>Arun Sharma1-1/+1
2011-06-07MN10300: Fix one of the kernel debugger cacheflush variantsDavid Howells1-2/+2
2011-05-25mn10300: convert old cpumask API into new oneKOSAKI Motohiro2-20/+20
2011-05-25mm: now that all old mmu_gather code is gone, remove the storagePeter Zijlstra1-2/+0
2011-03-18MN10300: Create generic kernel debugger hooksDavid Howells1-5/+4
2011-03-18MN10300: Create general kernel debugger cache flushingDavid Howells10-17/+579
2011-03-18MN10300: The icache invalidate functions should disable the icache firstDavid Howells3-83/+140
2011-03-14MN10300: The SMP_ICACHE_INV_FLUSH_RANGE IPI command does not existDavid Howells1-2/+2
2010-10-27MN10300: Map userspace atomic op regs as a vmalloc pageMark Salter1-0/+21
2010-10-27MN10300: And Panasonic AM34 subarch and implement SMPAkira Takeuchi1-8/+4
2010-10-27MN10300: SMP TLB flushingAkira Takeuchi2-0/+216
2010-10-27MN10300: Use the [ID]PTEL2 registers rather than [ID]PTEL for TLB controlAkira Takeuchi1-8/+19
2010-10-27MN10300: Make the use of PIDR to mark TLB entries controllableAkira Takeuchi1-30/+11
2010-10-27MN10300: Rename __flush_tlb*() to local_flush_tlb*()David Howells3-4/+4
2010-10-27MN10300: AM34 erratum requires MMUCTR read and write on exception entryAkira Takeuchi1-6/+26
2010-10-27MN10300: Cache: Implement SMP global cache flushingAkira Takeuchi9-15/+535
2010-10-27MN10300: Allow some cacheflushes to be avoided if cache snooping is availableDavid Howells5-90/+292
2010-10-27MN10300: AM34: Add cacheflushing by using the AM34 purge registersAkira Takeuchi4-1/+678
2010-10-27MN10300: SMP: Differentiate local cache flushingAkira Takeuchi2-112/+230
2010-10-27MN10300: Cacheflush functions should take unsigned long addressesAkira Takeuchi1-6/+6
2010-10-27MN10300: AM34: The current cacheflush routines operate by controlling tag regsDavid Howells4-2/+23
2010-10-27MN10300: Provide a MN10300_CACHE_ENABLED config optionDavid Howells1-0/+3
2010-10-27MN10300: Cache: Split cache bits out of arch KconfigDavid Howells1-0/+32
2010-10-27MN10300: Remove monitor/JTAG functionsAkira Takeuchi1-5/+0
2010-10-27MN10300: BUG to BUG_ON changesStoyan Gaydarov2-4/+2
2010-10-01MN10300: Fix flush_icache_range()David Howells1-1/+19
2010-09-28MN10300: Handle missing sys_cacheflush() when caching disabledDavid Howells2-8/+27
2010-08-23arch/mn10300/mm: eliminate NULL dereferenceJulia Lawall1-1/+2
2010-06-04mn10300: invoke oom-killer from page faultNick Piggin1-5/+4
2010-03-30include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.hTejun Heo3-2/+3
2010-02-20MM: Pass a PTE pointer to update_mmu_cache() rather than the PTE itselfRussell King1-1/+2
2010-01-11mn10300: make the ASB2305's PCnet32 NIC work by using the PCI bridge's SRAMDavid Howells1-0/+17
2010-01-11mn10300: add cc clobbers to asm statementsMark Salter1-2/+2
2010-01-11mm: make totalhigh_pages unsigned longAndreas Fenkart1-2/+1
2009-09-22arches: drop superfluous casts in nr_free_pages() callersGeert Uytterhoeven1-1/+1
2009-07-12headers: smp_lock.h reduxAlexey Dobriyan2-2/+0
2009-06-21Move FAULT_FLAG_xyz into handle_mm_fault() callersLinus Torvalds1-1/+1
2009-06-11MN10300: Don't set the dirty bit in the DTLB entries in the TLB-miss handlerDavid Howells1-18/+0
2008-11-12MN10300: Don't do misalignment handling for userspaceDavid Howells1-29/+23
2008-11-12MN10300: Don't handle misaligned loading and storing of SPDavid Howells1-2/+0
2008-11-12MN10300: Handle misaligned SP-based operandsDavid Howells1-9/+24
2008-11-12MN10300: Fix misaligned index-register addressing handlingDavid Howells1-4/+4
2008-11-12MN10300: Handle misaligned postinc-with-imm addressing mode correctlyDavid Howells1-51/+56
2008-11-12MN10300: Perform misalignment fixups of MOV_LccDavid Howells1-1/+94
2008-11-12MN10300: Allow misalignment fixup in interrupt handlingDavid Howells1-3/+0
2008-11-12MN10300: Fix register-postinc addressing misalignment handlingDavid Howells1-1/+3
2008-11-12MN10300: Extract the displacement from an insn correctly in misalignment fixupDavid Howells1-13/+13
2008-11-12MN10300: Add further misalignment fixupsDavid Howells1-1/+53
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.