aboutsummaryrefslogtreecommitdiffstats
path: root/arch/powerpc/include/asm/sstep.h (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-06-25powerpc/kprobes: Roll IS_RFI() macro into IS_RFID()Naveen N. Rao1-4/+3
2020-07-23Merge branch 'scv' support into nextMichael Ellerman1-0/+1
2020-07-23powerpc/test_emulate_step: Move extern declaration to sstep.hBalamuruhan S1-0/+2
2020-07-23powerpc/sstep: Introduce macros to retrieve Prefix instruction operandsBalamuruhan S1-0/+4
2020-07-22powerpc/64s: system call support for scv/rfscv instructionsNicholas Piggin1-0/+1
2020-05-19powerpc/watchpoint: Prepare handler to handle more than one watchpointRavi Bangoria1-0/+2
2020-05-19powerpc sstep: Add support for prefixed load/storesJordan Niethe1-0/+4
2020-05-19powerpc: Use a datatype for instructionsJordan Niethe1-2/+3
2020-05-19powerpc: Use an accessor for instructionsJordan Niethe1-3/+3
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner1-5/+1
2018-06-03powerpc/sstep: Introduce GETTYPE macroRavi Bangoria1-0/+2
2017-09-01powerpc: Emulate load/store floating point as integer word instructionsPaul Mackerras1-2/+3
2017-09-01powerpc: Separate out load/store emulation into its own functionPaul Mackerras1-0/+9
2017-09-01powerpc: Handle opposite-endian processes in emulation codePaul Mackerras1-3/+4
2017-09-01powerpc: Emulate the dcbz instructionPaul Mackerras1-0/+2
2017-09-01powerpc: Emulate FP/vector/VSX loads/stores correctly when regs not livePaul Mackerras1-0/+1
2017-09-01powerpc/64: Fix update forms of loads and stores to write 64-bit EAPaul Mackerras1-1/+3
2017-09-01powerpc: Handle most loads and stores in instruction emulation codePaul Mackerras1-0/+21
2017-09-01powerpc: Change analyse_instr so it doesn't modify *regsPaul Mackerras1-4/+48
2014-09-25powerpc: Emulate icbi, mcrf and conditional-trap instructionsPaul Mackerras1-0/+1
2014-09-25powerpc: Split out instruction analysis part of emulate_step()Paul Mackerras1-0/+61
2008-08-04powerpc: Move include files to arch/powerpc/include/asmStephen Rothwell1-0/+27