aboutsummaryrefslogtreecommitdiffstats
path: root/arch/powerpc/kernel/cpu_setup_power.S (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-07-11powerpc/powernv: Fix local TLB flush for boot and MCE on POWER9Nicholas Piggin1-3/+10
2017-05-03powerpc/64s: Power9 has no LPCR[VRMASD] field so don't set itNicholas Piggin1-9/+12
2017-04-19powerpc/64s: Revert setting of LPCR[LPES] on POWER9Nicholas Piggin1-2/+2
2017-04-10powerpc: Fixup LPCR:PECE and HEIC setting on POWER9Benjamin Herrenschmidt1-5/+10
2017-02-23powerpc/mm/hash: Always clear UPRT and Host Radix bits when setting up CPUAneesh Kumar K.V1-0/+4
2016-12-16Merge tag 'powerpc-4.10-1' of git://git.kernel.org/pub/scm/linux/kernel/git/powerpc/linuxLinus Torvalds1-0/+2
2016-12-13Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-1/+1
2016-11-25powernv: Clear SPRN_PSSCR when a POWER9 CPU comes onlineGautham R. Shenoy1-0/+2
2016-11-23powerpc/powernv: Define and set POWER9 HFSCR doorbell bitMichael Neuling1-1/+1
2016-11-22powerpc: Set missing wakeup bit in LPCR on POWER9Benjamin Herrenschmidt1-4/+4
2016-07-17powerpc/irq: Add support for HV virtualization interruptsBenjamin Herrenschmidt1-0/+2
2016-07-05powerpc/perf: factor out power8 __init_pmu codeMadhavan Srinivasan1-1/+17
2016-03-03powerpc/mm: Move hash related mmu-*.h headers to book3s/Aneesh Kumar K.V1-1/+1
2016-02-22powerpc: Add POWER9 cputable entryMichael Neuling1-0/+44
2016-02-22powerpc: Use defines for __init_tlb_power[78]Michael Neuling1-2/+3
2015-03-17powerpc/book3s: Fix flush_tlb cpu_spec hook to take a generic argument.Mahesh Salgaonkar1-8/+2
2014-06-11powerpc/powernv: Enable POWER8 doorbell IPIsMichael Neuling1-0/+2
2014-04-07powerpc/ppc64: Do not turn AIL (reloc-on interrupts) too earlyBenjamin Herrenschmidt1-2/+0
2013-12-05powerpc/book3s: Add flush_tlb operation in cpu_spec.Mahesh Salgaonkar1-11/+27
2013-05-24powerpc: Fix TLB cleanup at boot on POWER8Benjamin Herrenschmidt1-2/+6
2013-05-02powerpc: Turn on the EBB H/FSCR bitsMichael Neuling1-2/+2
2013-05-02powerpc: Setup BHRB instructions facility in HFSCR for POWER8Anshuman Khandual1-1/+2
2013-04-26powerpc: Initialise PMU related regs on Power8Michael Ellerman1-1/+20
2013-04-26powerpc/power8: Fix secondary CPUs hanging on boot for HV=0Michael Neuling1-0/+1
2013-04-18powerpc: Setup in HFSCR for POWER8Michael Neuling1-0/+8
2013-03-05powerpc: Set DSCR bit in FSCR setupMichael Neuling1-1/+1
2013-03-05powerpc: Fix setting FSCR for HV=0 and on secondary CPUsMichael Neuling1-1/+2
2013-02-08powerpc: Add support for context switching the TAR registerIan Munsie1-0/+7
2012-11-15powerpc: Setup relocation on exceptions for bare metal systemsMichael Neuling1-0/+2
2012-11-15powerpc: Move initial mfspr LPCR out of __init_LPCRMichael Neuling1-1/+5
2012-11-15powerpc: Add POWER8 setup codeMichael Neuling1-0/+24
2012-11-15powerpc: make POWER7 setup code name genericMichael Neuling1-0/+95
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.