aboutsummaryrefslogtreecommitdiffstats
path: root/arch/powerpc/kernel/head_8xx.S (follow)
AgeCommit message (Expand)AuthorFilesLines
2017-08-15powerpc/8xx: Reduce DTLB miss handler by one insnChristophe Leroy1-7/+7
2017-08-15powerpc/8xx: Make pinning of ITLBs optionalChristophe Leroy1-12/+45
2017-08-15powerpc/8xx: Remove macro that checks kernel addressChristophe Leroy1-13/+16
2017-08-10powerpc/8xx: Remove cpu dependent macro instructions from head_8xxChristophe Leroy1-4/+1
2017-08-10powerpc/8xx: Use symbolic names for DSISR bits in DSIChristophe Leroy1-1/+1
2017-08-10powerpc/8xx: Remove SoftwareEmulation()Christophe Leroy1-1/+1
2017-08-03powerpc/mm: Use symbolic constants for filtering SRR1 bits on ISIsBenjamin Herrenschmidt1-2/+2
2017-08-02powerpc/mm: Pre-filter SRR1 bits before do_page_fault()Benjamin Herrenschmidt1-2/+2
2017-01-26powerpc/8xx: Perf events on PPC 8xxChristophe Leroy1-1/+45
2017-01-25powerpc/8xx: Implement hw_breakpointChristophe Leroy1-1/+27
2016-12-09powerpc/8xx: Implement support of hugepagesChristophe Leroy1-6/+113
2016-10-14Merge branch 'kbuild' of git://git.kernel.org/pub/scm/linux/kernel/git/mmarek/kbuildLinus Torvalds1-0/+2
2016-09-25powerpc/8xx: make user addr DTLB miss the short pathChristophe Leroy1-30/+23
2016-09-25powerpc/8xx: Move additional DTLBMiss handlers out of exception areaChristophe Leroy1-42/+42
2016-09-25powerpc/8xx: use r3 to scratch CR in ITLBmissChristophe Leroy1-12/+9
2016-09-25powerpc/8xx: add system_reset_exceptionChristophe Leroy1-1/+1
2016-09-23powerpc/32: Remove CLR_TOP32Christophe Leroy1-1/+0
2016-08-07ppc: move exports to definitionsAl Viro1-0/+2
2016-07-09powerpc/8xx: add CONFIG_PIN_TLB_IMMRChristophe Leroy1-4/+6
2016-07-09powerpc/8xx: Rework CONFIG_PIN_TLB handlingChristophe Leroy1-40/+4
2016-07-09powerpc/8xx: Don't use page table for linear memory spaceChristophe Leroy1-34/+37
2016-07-09powerpc/8xx: unpin all TLBs before flushingChristophe Leroy1-8/+10
2016-07-09powerpc/8xx: Map IMMR area with 512k page at a fixed addressChristophe Leroy1-0/+29
2016-07-09powerpc/8xx: Fix vaddr for IMMR early remapChristophe Leroy1-5/+6
2016-03-11powerpc/8xx: rewrite set_context() in CChristophe Leroy1-44/+0
2016-03-11powerpc/8xx: remove special handling of CPU6 errata in set_dec()Christophe Leroy1-18/+0
2016-03-11powerpc/8xx: Map linear kernel RAM with 8M pagesChristophe Leroy1-2/+33
2016-03-11powerpc/8xx: Save r3 all the time in DTLB miss handlerChristophe Leroy1-9/+4
2016-03-09powerpc/8xx: CONFIG_DEBUG_PAGEALLOC requires ITLBmiss for kernel addressesChristophe Leroy1-1/+1
2015-06-02powerpc/8xx: Implementation of PAGE_EXECLEROY Christophe1-3/+9
2015-06-02powerpc/8xx: Handle PAGE_USER via APG bitsLEROY Christophe1-9/+12
2015-06-02powerpc/8xx: Add support for TASK_SIZE greater than 0x80000000LEROY Christophe1-6/+19
2015-06-02powerpc/8xx: Use SPRG2 instead of DAR for saving r3LEROY Christophe1-5/+4
2015-06-02powerpc/8xx: dont save CR in SCRATCH registersLEROY Christophe1-14/+15
2015-06-02powerpc/8xx: Handle CR out of exception PROLOG/EPILOGLEROY Christophe1-3/+7
2015-06-02powerpc/8xx: macro for handling CPU15 errataLEROY Christophe1-6/+12
2015-01-29powerpc/8xx: Remove duplicated code in set_context()LEROY Christophe1-6/+4
2015-01-29powerpc/8xx: Optimise access to swapper_pg_dirLEROY Christophe1-16/+19
2015-01-29powerpc/8xx: Take benefit of aligned PGDIRLEROY Christophe1-19/+15
2015-01-29powerpc/8xx: remove tests on PGDIR entry validityLEROY Christophe1-33/+8
2015-01-29powerpc/8xx: remove remaining unnecessary code in FixupDARLEROY Christophe1-6/+0
2015-01-29powerpc/8xx: use _PAGE_RO instead of _PAGE_RWLEROY Christophe1-3/+0
2014-11-07powerpc/8xx: Invalidate non present TLB as early as possibleLEROY Christophe1-5/+10
2014-11-07powerpc/8xx: Use DAR to save r3 for CPU6 ERRATALEROY Christophe1-18/+15
2014-11-07powerpc/8xx: Don't restore regs to save them again.LEROY Christophe1-3/+5
2014-11-07powerpc/8xx: _PMD_PRESENT already set in level 1 entriesLEROY Christophe1-2/+0
2014-11-07powerpc/8xx: set PTE bit 22 off TLBmissLEROY Christophe1-8/+2
2014-11-07powerpc/8xx: Better readibility of ERRATA CPU6 handlingLEROY Christophe1-13/+16
2014-11-07powerpc/8xx: Implement 16k pagesLEROY Christophe1-0/+4
2014-11-07powerpc/8xx: Const for TLB RPN forced valueLEROY Christophe1-6/+13
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.