aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/entry.S (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-10-09RISC-V: entry: Remove unneeded need_resched() loopValentin Schneider1-2/+1
2019-10-01RISC-V: Clear load reservations while restoring hart contextsPalmer Dabbelt1-1/+20
2019-09-20riscv: Avoid interrupts being erroneously enabled in handle_exception()Vincent Chen1-1/+5
2019-08-30riscv: Using CSR numbers to access CSRsBin Meng1-3/+3
2019-06-05treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner1-9/+1
2019-05-16RISC-V: Access CSRs using CSR numbersAnup Patel1-11/+11
2019-01-23RISC-V: Add _TIF_NEED_RESCHED check for kernel thread when CONFIG_PREEMPT=yVincent Chen1-1/+17
2019-01-07riscv: add audit supportDavid Abdurachmanov1-2/+2
2018-10-22RISC-V: SMP cleanup and new featuresPalmer Dabbelt1-1/+0
2018-10-22RISC-V: No need to pass scause as arg to do_IRQ()Anup Patel1-1/+0
2018-10-22Extract FPU context operations from entry.SAlan Kao1-87/+0
2018-08-13RISC-V: implement low-level interrupt handlingChristoph Hellwig1-2/+2
2018-03-14RISC-V: Move to the new GENERIC_IRQ_MULTI_HANDLER handlerPalmer Dabbelt1-4/+3
2018-02-20RISC-V: Enable IRQ during exception handlingzongbox@gmail.com1-2/+3
2018-01-30riscv: disable SUM in the exception handlerChristoph Hellwig1-3/+6
2018-01-07riscv: rename SR_* constants to match the specChristoph Hellwig1-4/+4
2017-09-26RISC-V: Task implementationPalmer Dabbelt1-0/+464