aboutsummaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/smpboot.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2019-10-28riscv: for C functions called only from assembly, mark with __visiblePaul Walmsley1-1/+1
2019-10-28riscv: add missing header file includesPaul Walmsley1-0/+1
2019-10-28riscv: add prototypes for assembly language functions from head.SPaul Walmsley1-0/+2
2019-07-22RISC-V: Parse cpu topology during boot.Atish Patra1-0/+3
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174Thomas Gleixner1-9/+1
2019-05-16RISC-V: Support nr_cpus command line option.Atish Patra1-1/+9
2019-04-30RISC-V: Implement nosmp commandline option.Atish Patra1-1/+11
2019-03-04RISC-V: Compare cpuid with NR_CPUS before mapping.Atish Patra1-0/+5
2019-03-04RISC-V: Do not wait indefinitely in __cpu_upAtish Patra1-3/+12
2019-02-11riscv: use for_each_of_cpu_node iteratorJohan Hovold1-2/+2
2019-01-23RISC-V: fix bad use of of_node_putAndreas Schwab1-5/+1
2018-12-21RISC-V: Fix of_node_* refcountAtish Patra1-1/+5
2018-10-22RISC-V: Use Linux logical CPU number instead of hartidAtish Patra1-9/+16
2018-10-22RISC-V: Use WRITE_ONCE instead of direct accessAtish Patra1-2/+3
2018-10-22RISC-V: Use mmgrab()Palmer Dabbelt1-1/+2
2018-10-22RISC-V: Rename im_okay_therefore_i_am to found_boot_cpuPalmer Dabbelt1-4/+5
2018-10-22RISC-V: Rename riscv_of_processor_hart to riscv_of_processor_hartidPalmer Dabbelt1-1/+1
2018-10-22RISC-V: Disable preemption before enabling interruptsAtish Patra1-1/+5
2018-10-22RISC-V: Comment on the TLB flush in smp_callin()Palmer Dabbelt1-0/+4
2018-08-13clocksource: new RISC-V SBI timer driverPalmer Dabbelt1-1/+0
2017-09-26RISC-V: Init and Halt CodePalmer Dabbelt1-0/+114