aboutsummaryrefslogtreecommitdiffstats
path: root/arch/sh/kernel/cpu/sh4a/clock-sh7785.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2010-03-29sh: sh7785 clkdev lookups.Paul Mundt1-1/+38
2010-03-10serial: sh-sci: clkdev updates for MSTP gating.Paul Mundt1-6/+6
2010-02-22sh: introduce struct clk_div4_tableMagnus Damm1-1/+5
2009-06-11sh: rework mode pin codeMagnus Damm1-1/+1
2009-06-01sh: hook up shared div4 clock code to sh7785Magnus Damm1-159/+48
2009-06-01sh: hook up shared mstp32 clock code to sh7785Magnus Damm1-55/+25
2009-06-01sh: sh7785 pll configuration from mode pinMagnus Damm1-6/+6
2009-05-26sh: use shared frequency tables on sh7785Magnus Damm1-65/+12
2009-05-26sh: add pll_clk to sh7785Magnus Damm1-15/+33
2009-05-14sh: clkfwk: Add MSTP bits to SH7785 clock framework.Paul Mundt1-0/+63
2009-05-13sh: clkfwk: rate table construction and rounding for SH7785.Paul Mundt1-13/+96
2009-05-13sh: clkfwk: Update SH7785 for refactored clock framework.Paul Mundt1-101/+102
2009-05-13sh: clkfwk: Rework legacy CPG clock handling.Paul Mundt1-1/+4
2009-05-12sh: clkfwk: Use arch_clk_init() for on-chip clock registration.Paul Mundt1-2/+1
2009-05-12sh: clkfwk: Tidy up on-chip clock registration and rate propagation.Paul Mundt1-12/+3
2009-05-12sh: clkfwk: Consolidate the ALWAYS_ENABLED / NEEDS_INIT mess.Paul Mundt1-3/+3
2009-05-12sh: clkfwk: Make recalc return an unsigned long.Paul Mundt1-12/+12
2008-05-16sh: fix sh7785 master clock valueYoshihiro Shimoda1-1/+1
2007-05-07sh: Add SH7785 Highlander board support (R7785RP).Paul Mundt1-0/+162