aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/events/amd/uncore.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2022-06-13perf/x86/amd/uncore: Add PerfMonV2 RDPMC assignmentsSandipan Das1-0/+10
2022-06-13perf/x86/amd/uncore: Add PerfMonV2 DF event formatSandipan Das1-7/+17
2022-06-13perf/x86/amd/uncore: Detect available DF countersSandipan Das1-0/+10
2022-06-13perf/x86/amd/uncore: Use attr_update for format attributesSandipan Das1-14/+54
2022-06-13perf/x86/amd/uncore: Use dynamic events arraySandipan Das1-7/+31
2021-08-26perf/amd/uncore: Allow the driver to be built as a moduleKim Phillips1-1/+27
2021-08-26x86/cpu: Add get_llc_id() helper functionKim Phillips1-1/+1
2021-08-26perf/amd/uncore: Clean up header use, use <linux/ include paths instead of <asm/Kim Phillips1-2/+2
2021-08-26perf/amd/uncore: Simplify code, use free_percpu()'s built-in check for NULLKim Phillips1-4/+2
2021-04-16perf/amd/uncore: Fix sysfs type mismatchNathan Chancellor1-3/+3
2020-09-24perf/amd/uncore: Inform the user how many counters each uncore PMU hasKim Phillips1-6/+7
2020-09-24perf/amd/uncore: Allow F19h user coreid, threadmask, and sliceid specificationKim Phillips1-5/+32
2020-09-24perf/amd/uncore: Allow F17h user threadmask and slicemask specificationKim Phillips1-7/+16
2020-09-24perf/amd/uncore: Prepare to scale for more attributes that vary per familyKim Phillips1-50/+61
2020-09-10perf/amd/uncore: Set all slices and threads to restore perf stat -a behaviourKim Phillips1-20/+8
2020-03-19Merge branch 'perf/urgent' into perf/core, to pick up fixesIngo Molnar1-10/+7
2020-03-17perf/amd/uncore: Add support for Family 19h L3 PMUKim Phillips1-6/+14
2020-03-17perf/amd/uncore: Make L3 thread mask code more readableKim Phillips1-5/+8
2020-03-17perf/amd/uncore: Prepare L3 thread mask code for Family 19hKim Phillips1-9/+16
2020-03-12perf/amd/uncore: Replace manual sampling check with CAP_NO_INTERRUPT flagKim Phillips1-10/+7
2019-07-13perf/x86/amd/uncore: Set the thread mask for F17h L3 PMCsKim Phillips1-4/+11
2019-07-13perf/x86/amd/uncore: Do not set 'ThreadMask' and 'SliceMask' for non-L3 PMCsKim Phillips1-1/+1
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner1-4/+1
2019-01-21perf/core, arch/x86: Strengthen exclusion checks with PERF_PMU_CAP_NO_EXCLUDEAndrew Murray1-5/+2
2018-10-23Merge branch 'x86-cpu-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-7/+13
2018-10-02perf/x86/amd/uncore: Set ThreadMask and SliceMask for L3 Cache perf eventsNatarajan, Janakarajan1-0/+10
2018-09-27x86/events: Add Hygon Dhyana support to PMU infrastructurePu Wen1-7/+13
2018-05-06perf/events/amd/uncore: Fix amd_uncore_llc ID to use pre-defined cpu_llc_idSuravee Suthikulpanit1-19/+2
2017-08-10perf/x86/amd/uncore: Get correct number of cores sharing last level cacheJanakarajan Natarajan1-3/+16
2017-08-10perf/x86/amd/uncore: Rename cpufeatures macro for cache countersJanakarajan Natarajan1-1/+1
2017-04-11perf/amd/uncore: Fix pr_fmt() prefixBorislav Petkov1-2/+5
2017-04-11perf/amd/uncore: Clean up per-family setupBorislav Petkov1-38/+21
2017-04-11perf/amd/uncore: Do feature check first, before assignmentsBorislav Petkov1-5/+4
2017-01-30perf/x86/amd/uncore: Update sysfs attributes for Family17h processorsJanakarajan Natarajan1-21/+56
2017-01-30perf/x86/amd/uncore: Update the number of uncore countersJanakarajan Natarajan1-3/+28
2017-01-30perf/x86/amd/uncore: Rename 'L2' to 'LLC'Janakarajan Natarajan1-49/+49
2016-12-25cpu/hotplug: Cleanup state namesThomas Gleixner1-3/+3
2016-09-10perf/x86/amd/uncore: Prevent use after freeSebastian Andrzej Siewior1-4/+18
2016-07-14perf/x86/amd/uncore: Convert to hotplug state machineRichard Cochran1-90/+32
2016-04-13perf/x86/amd/uncore: Do not register a task ctx for uncore PMUsPeter Zijlstra1-0/+2
2016-02-17Merge branch 'perf/urgent' into perf/core, to queue up dependent patchIngo Molnar1-0/+2
2016-02-09perf/x86: Move perf_event_amd_uncore.c .... => x86/events/amd/uncore.cBorislav Petkov1-0/+601
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.