aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/events/msr.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2021-10-15perf/x86/msr: Add Sapphire Rapids CPU supportKan Liang1-0/+1
2021-04-19perf/x86/msr: Add Alder Lake CPU supportKan Liang1-0/+2
2020-10-29perf/x86/msr: Add Rocket Lake CPU supportKan Liang1-0/+1
2020-09-29perf/x86/msr: Add Jasper Lake supportKan Liang1-0/+1
2020-02-11perf/x86/msr: Add Tremont supportKan Liang1-1/+2
2019-10-12perf/x86/msr: Add Tiger Lake CPU supportKan Liang1-0/+2
2019-10-12perf/x86/msr: Add new CPU model numbers for Ice LakeKan Liang1-0/+3
2019-10-12perf/x86/msr: Add Comet Lake CPU supportKan Liang1-0/+2
2019-09-16Merge branch 'x86-cpu-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-13/+13
2019-09-03perf/x86: Make more stuff staticValdis Klētnieks1-1/+1
2019-08-28x86/intel: Aggregate microserver namingPeter Zijlstra1-3/+3
2019-08-28x86/intel: Aggregate big core graphics namingPeter Zijlstra1-2/+2
2019-08-28x86/intel: Aggregate big core mobile namingPeter Zijlstra1-4/+4
2019-08-28x86/intel: Aggregate big core client namingPeter Zijlstra1-4/+4
2019-06-24perf/x86/msr: Use new probe functionJiri Olsa1-50/+60
2019-04-16perf/x86/msr: Add Icelake supportKan Liang1-0/+1
2019-01-21perf/core, arch/x86: Use PERF_PMU_CAP_NO_EXCLUDE for exclusion incapable PMUsAndrew Murray1-8/+2
2018-10-02x86/cpu: Sanitize FAM6_ATOM namingPeter Zijlstra1-4/+4
2018-05-05perf/x86/msr: Fix possible Spectre-v1 indexing in the MSR driverPeter Zijlstra1-3/+6
2018-03-23x86/tsc: Get rid of rdtscll()Thomas Gleixner1-1/+2
2018-01-06perf/x86/msr: Clean up the codeIngo Molnar1-32/+29
2018-01-06perf/x86/msr: Add support for MSR_IA32_THERM_STATUSStephane Eranian1-4/+23
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman1-0/+1
2017-09-25perf/x86/msr: Add missing CPU IDsKan Liang1-0/+8
2016-07-30Merge branch 'x86-cpu-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-1/+1
2016-06-08perf/x86/msr: Add missing Intel modelsDave Hansen1-0/+4
2016-06-08perf/x86/msr: Use Intel family macros for MSR events codeDave Hansen1-23/+24
2016-05-12Merge branch 'perf/urgent' into perf/core, to pick up fixesIngo Molnar1-1/+1
2016-05-12perf/x86/msr: Fix SMI overflowPeter Zijlstra1-1/+1
2016-03-31perf/x86/msr: Add AMD IRPERF (Instructions Retired) performance counterHuang Rui1-11/+19
2016-03-31perf/x86/msr: Add AMD PTSC (Performance Time-Stamp Counter) supportHuang Rui1-0/+8
2016-02-17perf/x86: Move perf_event_msr.c .............. => x86/events/msr.cBorislav Petkov1-0/+241
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.