aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/events (follow)
AgeCommit message (Expand)AuthorFilesLines
2020-06-28Merge tag 'perf-urgent-2020-06-28' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-1/+1
2020-06-14treewide: replace '---help---' in Kconfig files with 'help'Masahiro Yamada1-4/+4
2020-06-09mmap locking API: convert mmap_sem commentsMichel Lespinasse1-1/+1
2020-06-09mmap locking API: add mmap_assert_locked() and mmap_assert_write_locked()Michel Lespinasse1-1/+1
2020-06-05Merge tag 'x86-mm-2020-06-05' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-8/+3
2020-06-02perf/x86/rapl: Fix RAPL config variable bugStephane Eranian1-1/+1
2020-05-28perf/x86/rapl: Add AMD Fam17h RAPL supportStephane Eranian1-0/+18
2020-05-28perf/x86/rapl: Make perf_probe_msr() more robust and flexibleStephane Eranian1-0/+13
2020-05-28perf/x86/rapl: Flip logic on default events visibilityStephane Eranian1-0/+11
2020-05-28perf/x86/rapl: Refactor to share the RAPL code between Intel and AMD CPUsStephane Eranian1-6/+23
2020-05-28perf/x86/rapl: Move RAPL support to common x86 codeStephane Eranian4-8/+10
2020-05-28Merge tag 'v5.7-rc7' into perf/core, to pick up fixesIngo Molnar1-0/+1
2020-05-19perf/x86: Replace zero-length array with flexible-arrayGustavo A. R. Silva2-2/+2
2020-05-19perf/x86/intel: Add more available bits for OFFCORE_RESPONSE of Intel TremontKan Liang1-2/+2
2020-05-19perf/x86/rapl: Add Ice Lake RAPL supportKan Liang1-0/+2
2020-04-30perf/x86/intel/pt: Drop pointless NULL assignment.Paul Gortmaker1-2/+0
2020-04-30x86/perf: Add hardware performance events support for Zhaoxin CPU.CodyYao-oc5-0/+631
2020-04-24x86/cr4: Sanitize CR4.PCE updateThomas Gleixner1-8/+3
2020-04-22perf/x86/cstate: Add Jasper Lake CPU supportHarry Pan1-0/+1
2020-04-08perf/x86/intel/uncore: Add Ice Lake server uncore supportKan Liang3-0/+522
2020-03-31Merge branch 'x86-cleanups-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-20/+7
2020-03-25Merge branch 'x86/cpu' into perf/core, to resolve conflictIngo Molnar4-111/+99
2020-03-24x86/perf/events: Convert to new CPU match macrosThomas Gleixner4-109/+97
2020-03-20perf/x86/intel/uncore: Factor out __snr_uncore_mmio_init_boxKan Liang1-3/+9
2020-03-20perf/x86/intel/uncore: Add box_offsets for free-running countersKan Liang1-1/+4
2020-03-19Merge branch 'perf/urgent' into perf/core, to pick up fixesIngo Molnar1-10/+7
2020-03-17perf/amd/uncore: Add support for Family 19h L3 PMUKim Phillips1-6/+14
2020-03-17perf/amd/uncore: Make L3 thread mask code more readableKim Phillips1-5/+8
2020-03-17perf/amd/uncore: Prepare L3 thread mask code for Family 19hKim Phillips1-9/+16
2020-03-12perf/amd/uncore: Replace manual sampling check with CAP_NO_INTERRUPT flagKim Phillips1-10/+7
2020-02-15x86 user stack frame reads: switch to explicit __get_user()Al Viro1-20/+7
2020-02-11perf/x86: Add Intel Tiger Lake uncore supportKan Liang3-0/+173
2020-02-11perf/x86/intel: Output LBR TOS information correctlyKan Liang1-3/+9
2020-02-11perf/core: Add new branch sample type for HW index of raw branch recordsKan Liang1-0/+3
2020-02-11perf/x86/intel: Avoid unnecessary PEBS_ENABLE MSR access in PMIKan Liang1-3/+22
2020-02-11perf/x86/intel: Fix inaccurate period in context switch for auto-reloadKan Liang1-0/+2
2020-02-11perf/x86/amd: Add missing L2 misses event spec to AMD Family 17h's event mapKim Phillips1-0/+1
2020-02-11perf/x86/msr: Add Tremont supportKan Liang1-1/+2
2020-02-11perf/x86/cstate: Add Tremont supportKan Liang1-9/+13
2020-02-11perf/x86/intel: Add Elkhart Lake supportKan Liang1-0/+1
2020-01-28Merge branch 'perf-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds4-45/+160
2020-01-28Merge branch 'core-headers-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-0/+1
2020-01-20Merge tag 'v5.5-rc7' into perf/core, to pick up fixesIngo Molnar2-24/+7
2020-01-17perf/x86/intel/uncore: Remove PCIe3 unit for SNRKan Liang1-24/+0
2020-01-17perf/x86/intel/uncore: Fix missing marker for snr_uncore_imc_freerunning_eventsKan Liang1-0/+1
2020-01-17perf/x86/intel/uncore: Add PCI ID of IMC for Xeon E3 V5 FamilyKan Liang1-0/+6
2020-01-17perf/x86/amd: Add support for Large Increment per Cycle EventsKim Phillips3-15/+95
2020-01-17perf/x86/amd: Constrain Large Increment per Cycle eventsKim Phillips2-30/+63
2020-01-17perf/x86/intel/rapl: Add Comet Lake supportHarry Pan1-0/+2
2019-12-17perf/x86/intel: Fix PT PMI handlingAlexander Shishkin1-2/+7
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.