aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/include
AgeCommit message (Expand)AuthorFilesLines
2020-11-18iommu/amd: Fix IOMMU interrupt generation in X2APIC modeDavid Woodhouse1-0/+1
2020-11-18x86/head/64: Remove unused GET_CR2_INTO() macroArvind Sankar1-11/+0
2020-11-18x86/vdso: Implement a vDSO for Intel SGX enclave callSean Christopherson2-0/+100
2020-11-18x86/vdso: Add support for exception fixup in vDSO functionsSean Christopherson1-0/+5
2020-11-18x86/sgx: Add SGX_IOC_ENCLAVE_PROVISIONJarkko Sakkinen1-0/+11
2020-11-18x86/sgx: Add SGX_IOC_ENCLAVE_INITJarkko Sakkinen1-0/+11
2020-11-18x86/sgx: Add SGX_IOC_ENCLAVE_ADD_PAGESJarkko Sakkinen1-0/+30
2020-11-18x86/sgx: Add SGX_IOC_ENCLAVE_CREATEJarkko Sakkinen1-0/+25
2020-11-17x86/dumpstack: Make show_trace_log_lvl() staticHui Su1-3/+0
2020-11-17x86/mm: Signal SIGSEGV with PF_SGXSean Christopherson1-0/+2
2020-11-17x86/{cpufeatures,msr}: Add Intel SGX Launch Control hardware bitsSean Christopherson2-0/+8
2020-11-17x86/cpufeatures: Add Intel SGX hardware bitsSean Christopherson3-1/+9
2020-11-16x86: Reclaim unused x86 TI flagsGabriel Krisman Bertazi1-10/+0
2020-11-16x86: Expose syscall_work field in thread_infoGabriel Krisman Bertazi1-0/+1
2020-11-16Merge branch 'x86/entry' into core/entryThomas Gleixner5-19/+24
2020-11-15Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds1-0/+1
2020-11-15Merge tag 'x86-urgent-2020-11-15' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tipLinus Torvalds1-10/+0
2020-11-15KVM: X86: Implement ring-based dirty memory trackingPeter Xu2-0/+4
2020-11-15KVM: X86: Don't track dirty for KVM_SET_[TSS_ADDR|IDENTITY_MAP_ADDR]Peter Xu1-1/+2
2020-11-15KVM: x86: emulate wait-for-SIPI and SIPI-VMExitYadong Qi2-0/+3
2020-11-15KVM: x86: Move vendor CR4 validity check to dedicated kvm_x86_ops hookSean Christopherson1-1/+2
2020-11-13livepatch: Use the default ftrace_ops instead of REGS when ARGS is availableSteven Rostedt (VMware)2-2/+5
2020-11-13ftrace/x86: Allow for arguments to be passed in to ftrace_regs by defaultSteven Rostedt (VMware)1-0/+15
2020-11-13KVM: x86: Introduce cr3_lm_rsvd_bits in kvm_vcpu_archBabu Moger1-0/+1
2020-11-11x86/fpu: Make kernel FPU protection RT friendlyThomas Gleixner1-2/+16
2020-11-11x86/fpu: Simplify fpregs_[un]lock()Thomas Gleixner1-2/+3
2020-11-11x86/platform/uv: Drop last traces of uv_flush_tlb_othersJiri Slaby1-10/+0
2020-11-10powercap: Add AMD Fam17h RAPL supportVictor Ding1-0/+1
2020-11-10x86/msr-index: sort AMD RAPL MSRs by addressVictor Ding1-1/+1
2020-11-09perf/x86/intel: Make anythread filter support conditionalStephane Eranian1-1/+3
2020-11-07Merge branch 'linus' into perf/kprobesIngo Molnar90-5024/+5250
2020-11-06io-mapping: Cleanup atomic iomapThomas Gleixner1-8/+1
2020-11-06x86/mm/highmem: Use generic kmap atomic implementationThomas Gleixner5-29/+21
2020-11-06x86/mce: Correct the detection of invalid notifier prioritiesZhen Lei1-1/+2
2020-11-06ima: generalize x86/EFI arch glue for other EFI architecturesChester Lin1-0/+3
2020-11-04x86/entry: Move nmi entry/exit into common codeThomas Gleixner1-3/+0
2020-11-04x86/hyperv: Enable 15-bit APIC ID if the hypervisor supports itDexuan Cui1-0/+7
2020-11-02x86/mce: Enable additional error logging on certain Intel CPUsTony Luck1-0/+1
2020-10-29x86/build: Fix vmlinux size check on 64-bitArvind Sankar3-15/+17
2020-10-29x86: Wire up TIF_NOTIFY_SIGNALJens Axboe1-0/+2
2020-10-28x86/apic: Support 15 bits of APIC ID in MSI where availableDavid Woodhouse2-1/+4
2020-10-28x86/ioapic: Handle Extended Destination ID field in RTEDavid Woodhouse1-1/+2
2020-10-28x86: Kill all traces of irq_remapping_get_irq_domain()David Woodhouse2-11/+0
2020-10-28x86/apic: Add select() method on vector irqdomainDavid Woodhouse1-0/+3
2020-10-28x86/ioapic: Generate RTE directly from parent irqchip's MSI messageDavid Woodhouse1-6/+5
2020-10-28x86/ioapic: Cleanup IO/APIC route entry structsThomas Gleixner1-50/+28
2020-10-28x86/io_apic: Cleanup trigger/polarity helpersThomas Gleixner1-3/+3
2020-10-28x86/msi: Remove msidef.hThomas Gleixner1-57/+0
2020-10-28x86/msi: Provide msi message shadow structsThomas Gleixner1-0/+49
2020-10-28x86/hpet: Move MSI support into hpet.cDavid Woodhouse1-11/+0
Copyright © 1996 – 2026 Jason A. Donenfeld. All Rights Reverse Engineered.