aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86/kernel/cpu/amd.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2008-10-16x86: print out apic id in hex formatYinghai Lu1-1/+1
2008-09-08x86: make amd.c have 64bit support codeYinghai Lu1-11/+126
2008-09-08x86: merge header in amd_64.cYinghai Lu1-0/+8
2008-09-08x86: cpu make amd.c more like amd_64.c v2Yinghai Lu1-172/+224
2008-09-06x86, cpu init: call early_init_xxx in init_xxxYinghai Lu1-5/+2
2008-09-06x86: remove duplicated get_model_name() callingYinghai Lu1-3/+0
2008-09-04x86: remove cpu_vendor_devYinghai Lu1-1/+2
2008-09-04x86: move mtrr cpu cap setting early in early_init_xxxxYinghai Lu1-4/+5
2008-07-18x86: reduce force_mwait visibilityJan Beulich1-2/+0
2008-07-08x86: Move PCI IO ECS code to x86/pciRobert Richter1-3/+0
2008-07-08x86, clockevents: add C1E aware idle functionThomas Gleixner1-30/+0
2008-06-10x86: use cpuinfo to check for interrupt pending message msrThomas Gleixner1-26/+15
2008-06-10x86: cleanup C1E enabled detectionThomas Gleixner1-3/+2
2008-06-10fix build bug in "x86: add PCI extended config space access for AMD Barcelona"Robert Richter1-2/+0
2008-06-02fix build bug in "x86: add PCI extended config space access for AMD Barcelona"Ingo Molnar1-0/+1
2008-06-02x86: add PCI extended config space access for AMD BarcelonaRobert Richter1-0/+4
2008-04-26x86: remove unused function amd_init_cpu()Dmitri Vorobiev1-6/+0
2008-04-17x86: move apic declarations to mach_apic.hGlauber Costa1-1/+1
2008-04-17x86: clean up cpu capabilities accesses, amd.cIngo Molnar1-12/+12
2008-04-17x86: coding style fixes to arch/x86/kernel/cpu/amd.cPaolo Ciarrocchi1-46/+48
2008-04-17x86: use ELF section to list CPU vendor specific codeThomas Petazzoni1-1/+4
2008-02-02x86: fix bootup crash in native_read_tsc()Ingo Molnar1-1/+1
2008-01-30x86: use the correct cpuid method to detect MWAIT support for C statesAndi Kleen1-3/+0
2008-01-30x86: move X86_FEATURE_CONSTANT_TSC into early cpu feature detectionAndi Kleen1-6/+11
2008-01-30x86: implement support to synchronize RDTSC through MFENCE on AMD CPUsAndi Kleen1-0/+3
2007-10-20spelling fixes: arch/i386/Simon Arlott1-1/+1
2007-10-17x86: print info about late C1E detection on 32bit as wellThomas Gleixner1-5/+10
2007-10-11i386: move kernel/cpuThomas Gleixner1-0/+337
Copyright © 1996 – 2023 Jason A. Donenfeld. All Rights Reverse Engineered.